[<prev] [next>] [thread-next>] [day] [month] [year] [list]
Message-ID: <20241206-dts_qcs8300-v5-0-422e4fda292d@quicinc.com>
Date: Fri, 6 Dec 2024 09:35:03 +0800
From: Yijie Yang <quic_yijiyang@...cinc.com>
To: Bjorn Andersson <andersson@...nel.org>,
Konrad Dybcio
<konradybcio@...nel.org>, Rob Herring <robh@...nel.org>,
Krzysztof Kozlowski
<krzk+dt@...nel.org>,
Conor Dooley <conor+dt@...nel.org>,
Richard Cochran
<richardcochran@...il.com>
CC: <linux-arm-msm@...r.kernel.org>, <devicetree@...r.kernel.org>,
<linux-kernel@...r.kernel.org>, <netdev@...r.kernel.org>,
Yijie Yang
<quic_yijiyang@...cinc.com>,
Konrad Dybcio <konrad.dybcio@....qualcomm.com>
Subject: [PATCH v5 0/2] Enable ethernet for qcs8300
Add dts nodes to enable ethernet interface on qcs8300-ride.
The EMAC, SerDes and EPHY version are the same as those in sa8775p.
Signed-off-by: Yijie Yang <quic_yijiyang@...cinc.com>
---
This patch series depends on below patch series:
https://lore.kernel.org/all/20240925-qcs8300_initial_dtsi-v2-0-494c40fa2a42@quicinc.com/ - Reviewed
https://lore.kernel.org/all/20241010-schema-v1-0-98b2d0a2f7a2@quicinc.com/ - Applied
Changes in v5:
- Pad the register with zero for both 'ethernet0' and 'serdes0'.
- Change PHY name from 'sgmii_phy0' to 'phy0'.
- Link to v4: https://lore.kernel.org/r/20241123-dts_qcs8300-v4-0-b10b8ac634a9@quicinc.com
---
Yijie Yang (2):
arm64: dts: qcom: qcs8300: add the first 2.5G ethernet
arm64: dts: qcom: qcs8300-ride: enable ethernet0
arch/arm64/boot/dts/qcom/qcs8300-ride.dts | 112 ++++++++++++++++++++++++++++++
arch/arm64/boot/dts/qcom/qcs8300.dtsi | 43 ++++++++++++
2 files changed, 155 insertions(+)
---
base-commit: c83f0b825741bcb9d8a7be67c63f6b9045d30f5a
change-id: 20241111-dts_qcs8300-f8383ef0f5ef
Best regards,
--
Yijie Yang <quic_yijiyang@...cinc.com>
Powered by blists - more mailing lists