[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <20241206212559.192705-5-john.madieu.xa@bp.renesas.com>
Date: Fri, 6 Dec 2024 22:25:58 +0100
From: John Madieu <john.madieu.xa@...renesas.com>
To: Geert Uytterhoeven <geert+renesas@...der.be>,
Magnus Damm <magnus.damm@...il.com>,
Rob Herring <robh@...nel.org>,
Biju Das <biju.das.jz@...renesas.com>,
Krzysztof Kozlowski <krzk+dt@...nel.org>,
Conor Dooley <conor+dt@...nel.org>,
Claudiu Beznea <claudiu.beznea.uj@...renesas.com>
Cc: john.madieu@...il.com,
linux-renesas-soc@...r.kernel.org,
linux-kernel@...r.kernel.org,
devicetree@...r.kernel.org,
John Madieu <john.madieu.xa@...renesas.com>
Subject: [PATCH 4/5] arm64: dts: renesas: r9a09g047: add sys node
Add system controller node to RZ/G3E (R9A09G047) SoC DTSI.
Signed-off-by: John Madieu <john.madieu.xa@...renesas.com>
---
arch/arm64/boot/dts/renesas/r9a09g047.dtsi | 7 +++++++
1 file changed, 7 insertions(+)
diff --git a/arch/arm64/boot/dts/renesas/r9a09g047.dtsi b/arch/arm64/boot/dts/renesas/r9a09g047.dtsi
index 17bc95fb111f..5f65e652a413 100644
--- a/arch/arm64/boot/dts/renesas/r9a09g047.dtsi
+++ b/arch/arm64/boot/dts/renesas/r9a09g047.dtsi
@@ -154,6 +154,13 @@ cpg: clock-controller@...20000 {
#power-domain-cells = <0>;
};
+ sys: system-controller@...30000 {
+ compatible = "renesas,r9a09g047-sys", "syscon";
+ reg = <0 0x10430000 0 0x10000>;
+ clocks = <&cpg CPG_CORE R9A09G047_SYS_0_PCLK>;
+ resets = <&cpg 0x30>;
+ };
+
scif0: serial@...01400 {
compatible = "renesas,scif-r9a09g047", "renesas,scif-r9a09g057";
reg = <0 0x11c01400 0 0x400>;
--
2.25.1
Powered by blists - more mailing lists