[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <031e9299-4722-42ef-94e9-ec4985a0e73d@lunn.ch>
Date: Sat, 7 Dec 2024 21:22:34 +0100
From: Andrew Lunn <andrew@...n.ch>
To: Steffen Trumtrar <s.trumtrar@...gutronix.de>
Cc: Dinh Nguyen <dinguyen@...nel.org>, Rob Herring <robh@...nel.org>,
Krzysztof Kozlowski <krzk+dt@...nel.org>,
Conor Dooley <conor+dt@...nel.org>,
Richard Cochran <richardcochran@...il.com>,
Michael Turquette <mturquette@...libre.com>,
Stephen Boyd <sboyd@...nel.org>, devicetree@...r.kernel.org,
linux-kernel@...r.kernel.org, netdev@...r.kernel.org,
linux-clk@...r.kernel.org, kernel@...gutronix.de
Subject: Re: [PATCH v3 1/6] dt-bindings: net: dwmac: Convert socfpga dwmac to
DT schema
> + phy-mode:
> + $ref: /schemas/types.yaml#/definitions/phandle
> + description:
> + The phy mode the ethernet operates in.
I think you should be getting this via ethernet-controller.yaml. And
it is not a phandle.
> +
> + altr,sgmii-to-sgmii-converter:
> + $ref: /schemas/types.yaml#/definitions/phandle
> + description:
> + Phandle to the TSE SGMII converter.
> +
> + This device node has additional phandle dependency, the sgmii converter
> + - compatible that should be altr,gmii-to-sgmii-2.0
> + - reg-names that should be "eth_tse_control_port"
Is this a PCS?
Andrew
---
pw-bot: cr
Powered by blists - more mailing lists