[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <da02f61d-61e5-40b4-96ba-8d1e7b2b04a9@suse.cz>
Date: Mon, 9 Dec 2024 19:07:47 +0100
From: Vlastimil Babka <vbabka@...e.cz>
To: Zi Yan <ziy@...dia.com>, linux-mm@...ck.org,
Andrew Morton <akpm@...ux-foundation.org>,
Geert Uytterhoeven <geert@...ux-m68k.org>,
Mathieu Desnoyers <mathieu.desnoyers@...icios.com>
Cc: David Hildenbrand <david@...hat.com>,
"Matthew Wilcox (Oracle)" <willy@...radead.org>,
Miaohe Lin <linmiaohe@...wei.com>, Kefeng Wang <wangkefeng.wang@...wei.com>,
John Hubbard <jhubbard@...dia.com>,
"Huang, Ying" <ying.huang@...ux.alibaba.com>,
Ryan Roberts <ryan.roberts@....com>, Alexander Potapenko
<glider@...gle.com>, Kees Cook <keescook@...omium.org>,
Vineet Gupta <vgupta@...nel.org>, linux-kernel@...r.kernel.org,
linux-snps-arc@...ts.infradead.org
Subject: Re: [PATCH v4 1/2] Introduce cpu_icache_is_aliasing() across all
architectures
On 12/7/24 18:16, Zi Yan wrote:
> In commit eacd0e950dc2 ("ARC: [mm] Lazy D-cache flush (non aliasing
> VIPT)"), arc adds the need to flush dcache to make icache see the code
> page change. This also requires special handling for
> clear_user_(high)page(). Introduce cpu_icache_is_aliasing() to make
> MM code query special clear_user_(high)page() easier. This will be used
> by the following commit.
>
> Suggested-by: Mathieu Desnoyers <mathieu.desnoyers@...icios.com>
> Signed-off-by: Zi Yan <ziy@...dia.com>
> Reviewed-by: Mathieu Desnoyers <mathieu.desnoyers@...icios.com>
Acked-by: Vlastimil Babka <vbabka@...e.cz>
Note this is mm-hotfixes material due to patch 2 fixing an rc1 bug. It's
better to say that in the subject i.e. [PATCH mm-hotfixes v4 ...] next time.
Powered by blists - more mailing lists