[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-Id: <8f857ba0d281010ddfb53d12b3dd66733ee6a810.1733726057.git.unicorn_wang@outlook.com>
Date: Mon, 9 Dec 2024 15:11:29 +0800
From: Chen Wang <unicornxw@...il.com>
To: u.kleine-koenig@...libre.com,
aou@...s.berkeley.edu,
arnd@...db.de,
unicorn_wang@...look.com,
conor+dt@...nel.org,
guoren@...nel.org,
inochiama@...look.com,
krzk+dt@...nel.org,
palmer@...belt.com,
paul.walmsley@...ive.com,
robh@...nel.org,
tglx@...utronix.de,
devicetree@...r.kernel.org,
linux-kernel@...r.kernel.org,
linux-riscv@...ts.infradead.org,
chao.wei@...hgo.com,
xiaoguang.xing@...hgo.com,
fengchun.li@...hgo.com
Subject: [PATCH v2 1/3] dt-bindings: interrupt-controller: Add Sophgo SG2042 MSI
From: Chen Wang <unicorn_wang@...look.com>
Add binding for Sophgo SG2042 MSI controller.
Signed-off-by: Chen Wang <unicorn_wang@...look.com>
---
.../sophgo,sg2042-msi.yaml | 63 +++++++++++++++++++
1 file changed, 63 insertions(+)
create mode 100644 Documentation/devicetree/bindings/interrupt-controller/sophgo,sg2042-msi.yaml
diff --git a/Documentation/devicetree/bindings/interrupt-controller/sophgo,sg2042-msi.yaml b/Documentation/devicetree/bindings/interrupt-controller/sophgo,sg2042-msi.yaml
new file mode 100644
index 000000000000..0c9e9d07e5ae
--- /dev/null
+++ b/Documentation/devicetree/bindings/interrupt-controller/sophgo,sg2042-msi.yaml
@@ -0,0 +1,63 @@
+# SPDX-License-Identifier: (GPL-2.0 OR BSD-2-Clause)
+%YAML 1.2
+---
+$id: http://devicetree.org/schemas/interrupt-controller/sophgo,sg2042-msi.yaml#
+$schema: http://devicetree.org/meta-schemas/core.yaml#
+
+title: Sophgo SG2042 MSI Controller
+
+maintainers:
+ - Chen Wang <unicorn_wang@...look.com>
+
+description:
+ This interrupt controller is in Sophgo SG2042 for transforming interrupts from
+ PCIe MSI to PLIC interrupts.
+
+allOf:
+ - $ref: /schemas/interrupts.yaml#
+ - $ref: /schemas/interrupt-controller/msi-controller.yaml#
+
+properties:
+ compatible:
+ const: sophgo,sg2042-msi
+
+ reg:
+ items:
+ - description: clear register
+
+ reg-names:
+ items:
+ - const: clr
+
+ msi-controller: true
+
+ msi-ranges:
+ maxItems: 1
+
+ sophgo,msi-doorbell-addr:
+ description:
+ u64 value of the MSI doorbell address
+ $ref: /schemas/types.yaml#/definitions/uint64
+
+required:
+ - compatible
+ - reg
+ - reg-names
+ - msi-controller
+ - msi-ranges
+ - sophgo,msi-doorbell-addr
+
+additionalProperties: true
+
+examples:
+ - |
+ #include <dt-bindings/interrupt-controller/irq.h>
+ msi: msi-controller@...00000 {
+ compatible = "sophgo,sg2042-msi";
+ reg = <0x30000000 0x4>;
+ reg-names = "clr";
+ msi-controller;
+ msi-ranges = <&plic 64 IRQ_TYPE_LEVEL_HIGH 32>;
+ sophgo,msi-doorbell-addr = <0x00000070 0x30010300>;
+ interrupt-parent = <&plic>;
+ };
--
2.34.1
Powered by blists - more mailing lists