[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID:
<CH3SPRMB0001915B7156AC26CDE913E1B83D2@CH3SPRMB0001.namprd02.prod.outlook.com>
Date: Tue, 10 Dec 2024 15:06:50 +0000
From: Brian Cain <bcain@...cinc.com>
To: Thomas Gleixner <tglx@...utronix.de>, LKML <linux-kernel@...r.kernel.org>
CC: "x86@...nel.org" <x86@...nel.org>, Anup Patel <apatel@...tanamicro.com>,
Vineet Gupta <vgupta@...nel.org>, Wei Liu <wei.liu@...nel.org>,
Steve Wahl
<steve.wahl@....com>, Joerg Roedel <joro@...tes.org>,
Lu Baolu
<baolu.lu@...ux.intel.com>, Juergen Gross <jgross@...e.com>
Subject: RE: [patch 2/5] hexagon: Remove GENERIC_PENDING_IRQ leftover
> -----Original Message-----
> From: Thomas Gleixner <tglx@...utronix.de>
> Sent: Tuesday, December 10, 2024 4:34 AM
> To: LKML <linux-kernel@...r.kernel.org>
> Cc: x86@...nel.org; Anup Patel <apatel@...tanamicro.com>; Brian Cain
> <bcain@...cinc.com>; Vineet Gupta <vgupta@...nel.org>; Wei Liu
> <wei.liu@...nel.org>; Steve Wahl <steve.wahl@....com>; Joerg Roedel
> <joro@...tes.org>; Lu Baolu <baolu.lu@...ux.intel.com>; Juergen Gross
> <jgross@...e.com>
> Subject: [patch 2/5] hexagon: Remove GENERIC_PENDING_IRQ leftover
>
> WARNING: This email originated from outside of Qualcomm. Please be wary of
> any links or attachments, and do not enable macros.
>
> Commented out since 2011....
>
> Signed-off-by: Thomas Gleixner <tglx@...utronix.de>
> Cc: Brian Cain <bcain@...cinc.com>
> ---
Acked-by: Brian Cain <bcain@...cinc.com>
> arch/hexagon/Kconfig | 1 -
> 1 file changed, 1 deletion(-)
>
> --- a/arch/hexagon/Kconfig
> +++ b/arch/hexagon/Kconfig
> @@ -20,7 +20,6 @@ config HEXAGON
> # select ARCH_HAS_CPU_IDLE_WAIT
> # select GPIOLIB
> # select HAVE_CLK
> - # select GENERIC_PENDING_IRQ if SMP
> select GENERIC_ATOMIC64
> select HAVE_PERF_EVENTS
> # GENERIC_ALLOCATOR is used by dma_alloc_coherent()
Powered by blists - more mailing lists