| lists.openwall.net | lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC | |
|
Open Source and information security mailing list archives
| ||
|
Message-Id: <20241210055311.780688-18-anshuman.khandual@arm.com> Date: Tue, 10 Dec 2024 11:22:42 +0530 From: Anshuman Khandual <anshuman.khandual@....com> To: linux-kernel@...r.kernel.org, kvmarm@...ts.linux.dev, linux-arm-kernel@...ts.infradead.org, maz@...nel.org Cc: ryan.roberts@....com, Anshuman Khandual <anshuman.khandual@....com>, Oliver Upton <oliver.upton@...ux.dev>, James Morse <james.morse@....com>, Suzuki K Poulose <suzuki.poulose@....com>, Catalin Marinas <catalin.marinas@....com>, Will Deacon <will@...nel.org>, Mark Brown <broonie@...nel.org> Subject: [PATCH V2 17/46] arm64/sysreg: Add register fields for PMECR_EL1 This adds register fields for PMECR_EL1 as per the definitions based on DDI0601 2024-09. Cc: Catalin Marinas <catalin.marinas@....com> Cc: Will Deacon <will@...nel.org> Cc: Mark Brown <broonie@...nel.org> Cc: linux-arm-kernel@...ts.infradead.org Cc: linux-kernel@...r.kernel.org Signed-off-by: Anshuman Khandual <anshuman.khandual@....com> --- arch/arm64/tools/sysreg | 15 +++++++++++++++ 1 file changed, 15 insertions(+) diff --git a/arch/arm64/tools/sysreg b/arch/arm64/tools/sysreg index ff09da6c0b1e..214ad6da1dff 100644 --- a/arch/arm64/tools/sysreg +++ b/arch/arm64/tools/sysreg @@ -2349,6 +2349,21 @@ Res0 63:5 Field 4:0 SEL EndSysreg +Sysreg PMECR_EL1 3 0 9 14 5 +Res0 63:5 +UnsignedEnum 4:3 SSE + 0b00 DISABLED + 0b10 ENABLED_PROHIBITED + 0b11 ENABLED_ALLOWED +EndEnum +Field 2 KPME +UnsignedEnum 1:0 PMEE + 0b00 PMUIRQ_E_PMU_D + 0b10 PMUIRQ_D_PMU_D + 0b11 PMUIRQ_D_PMU_E +EndEnum +EndSysreg + Sysreg PMIAR_EL1 3 0 9 14 7 Field 63:0 ADDRESS EndSysreg -- 2.25.1
Powered by blists - more mailing lists