[<prev] [next>] [thread-next>] [day] [month] [year] [list]
Message-ID: <20241210101114.126983214@linutronix.de>
Date: Tue, 10 Dec 2024 11:20:41 +0100 (CET)
From: Thomas Gleixner <tglx@...utronix.de>
To: LKML <linux-kernel@...r.kernel.org>
cc: Marc Zyngier <maz@...nel.org>,
Valentin Schneider <vschneid@...hat.com>
Subject: [patch 0/2] genirq: Make interrupt context enforcing work
unconditionally
While looking at GENERIC_PENDING_IRQ I stumbled over the fact, that the
interrupt context enforcement for ARM[64] which was attempted by
commit 1b57d91b969c ("irqchip/gic-v2, v3: Prevent SW resends entirely")
actually never worked because handle_enforce_irqctx() is a wrapper around
the actual check and that wrapper is only providing the informatuib when
GENERIC_PENDING_IRQ is set. That's not the case for ARM[64].
Make it available unconditionally and clean up the now pointless wrapper.
Thanks,
tglx
---
internals.h | 8 --------
irqdesc.c | 2 +-
resend.c | 2 +-
3 files changed, 2 insertions(+), 10 deletions(-)
Powered by blists - more mailing lists