| lists.openwall.net | lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC | |
|
Open Source and information security mailing list archives
| ||
|
Message-Id: <20241213090924.181249-1-huangborong@bosc.ac.cn>
Date: Fri, 13 Dec 2024 17:09:24 +0800
From: Huang Borong <huangborong@...c.ac.cn>
To: anup@...infault.org,
tglx@...utronix.de
Cc: robh@...nel.org,
krzk+dt@...nel.org,
conor+dt@...nel.org,
paul.walmsley@...ive.com,
palmer@...belt.com,
aou@...s.berkeley.edu,
linux-riscv@...ts.infradead.org,
linux-kernel@...r.kernel.org,
devicetree@...r.kernel.org,
trivial@...nel.org,
Huang Borong <huangborong@...c.ac.cn>
Subject: [PATCH] dt-bindings: interrupt-controller: update imsic reg address to 0x24000000 in Example 1
Change the 'reg' property address from 0x28000000 to 0x24000000
to match the node label interrupt-controller@...00000.
Signed-off-by: Huang Borong <huangborong@...c.ac.cn>
---
.../devicetree/bindings/interrupt-controller/riscv,imsics.yaml | 2 +-
1 file changed, 1 insertion(+), 1 deletion(-)
diff --git a/Documentation/devicetree/bindings/interrupt-controller/riscv,imsics.yaml b/Documentation/devicetree/bindings/interrupt-controller/riscv,imsics.yaml
index 84976f17a4a1..c23b5c09fdb9 100644
--- a/Documentation/devicetree/bindings/interrupt-controller/riscv,imsics.yaml
+++ b/Documentation/devicetree/bindings/interrupt-controller/riscv,imsics.yaml
@@ -142,7 +142,7 @@ examples:
<&cpu2_intc 11>,
<&cpu3_intc 11>,
<&cpu4_intc 11>;
- reg = <0x28000000 0x4000>;
+ reg = <0x24000000 0x4000>;
interrupt-controller;
#interrupt-cells = <0>;
msi-controller;
--
2.34.1
Powered by blists - more mailing lists