lists.openwall.net   lists  /  announce  owl-users  owl-dev  john-users  john-dev  passwdqc-users  yescrypt  popa3d-users  /  oss-security  kernel-hardening  musl  sabotage  tlsify  passwords  /  crypt-dev  xvendor  /  Bugtraq  Full-Disclosure  linux-kernel  linux-netdev  linux-ext4  linux-hardening  linux-cve-announce  PHC 
Open Source and information security mailing list archives
 
Hash Suite for Android: free password hash cracker in your pocket
[<prev] [next>] [<thread-prev] [day] [month] [year] [list]
Message-ID: <1d3c8249-2b2f-465e-810b-848968de9abd@amd.com>
Date: Mon, 16 Dec 2024 16:00:39 -0600
From: Mario Limonciello <mario.limonciello@....com>
To: Lizhi Hou <lizhi.hou@....com>, ogabbay@...nel.org,
 quic_jhugo@...cinc.com, dri-devel@...ts.freedesktop.org
Cc: linux-kernel@...r.kernel.org, min.ma@....com, max.zhen@....com,
 sonal.santan@....com, king.tam@....com
Subject: Re: [PATCH V3 5/5] accel/amdxdna: Add zero check for pad in ioctl
 input structures

>> This change actually meant here?  It seems like it should be it's own 
>> change.
> 
> Agree. Hopefully, the patch 1 - 4 are good to go and I do not need to 
> resend them. :)
> 
> 

Yeah those are fine at this point.  They've gotten good feedback, no 
complaints from LKP robot.  I think you can just send the fixed up patch 
5 separately.

I've just added 1-4 to drm-misc-next.  Here are the hashes.

b1dcfe620574b accel/amdxdna: Read firmware interface version from registers
f4d7b8a6bc8c9 accel/amdxdna: Enhance power management settings
a37d78470bcc8 accel/amdxdna: Replace idr api with xarray
273b5176ac178 accel/amdxdna: Add RyzenAI-npu6 support 
  
  


Powered by blists - more mailing lists

Powered by Openwall GNU/*/Linux Powered by OpenVZ