lists.openwall.net   lists  /  announce  owl-users  owl-dev  john-users  john-dev  passwdqc-users  yescrypt  popa3d-users  /  oss-security  kernel-hardening  musl  sabotage  tlsify  passwords  /  crypt-dev  xvendor  /  Bugtraq  Full-Disclosure  linux-kernel  linux-netdev  linux-ext4  linux-hardening  linux-cve-announce  PHC 
Open Source and information security mailing list archives
 
Hash Suite: Windows password security audit tool. GUI, reports in PDF.
[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <365c24e5-5482-4ee8-9dfb-36af96454d2d@quicinc.com>
Date: Mon, 16 Dec 2024 14:46:31 +0800
From: Lijuan Gao <quic_lijuang@...cinc.com>
To: Dmitry Baryshkov <dmitry.baryshkov@...aro.org>
CC: Bjorn Andersson <andersson@...nel.org>,
        Linus Walleij
	<linus.walleij@...aro.org>,
        Rob Herring <robh@...nel.org>,
        "Krzysztof
 Kozlowski" <krzk+dt@...nel.org>,
        Conor Dooley <conor+dt@...nel.org>,
        "Jingyi
 Wang" <quic_jingyw@...cinc.com>,
        Konrad Dybcio <konradybcio@...nel.org>, <kernel@...cinc.com>,
        <linux-arm-msm@...r.kernel.org>, <linux-gpio@...r.kernel.org>,
        <devicetree@...r.kernel.org>, <linux-kernel@...r.kernel.org>,
        Krzysztof Kozlowski
	<krzysztof.kozlowski@...aro.org>
Subject: Re: [PATCH 0/6] Correct the number of GPIOs in gpio-ranges for QCS615
 and QCS8300



在 12/12/2024 5:34 PM, Dmitry Baryshkov 写道:
> On Thu, Dec 12, 2024 at 05:23:59PM +0800, Lijuan Gao wrote:
>> The UFS_RESET pin is expected to be wired to the reset pin of the
>> primary UFS memory, it's a general purpose output pin. Reorder it and
>> expose it as a gpio, so that the UFS driver can toggle it.
> 
> I don't see pins being reordered. Please correct your commit messages.
> 
Understood,  I will update the commit message in next patch, thanks!
>>
>> The QCS615 TLMM pin controller has GPIOs 0-122, so correct the
>> gpio-rangs to 124.
>>
>> The QCS8300 TLMM pin controller has GPIOs 0-132, so correct the
>> gpio-rangs to 134.
>>
>> Signed-off-by: Lijuan Gao <quic_lijuang@...cinc.com>
>> ---
>> Lijuan Gao (6):
>>        dt-bindings: pinctrl: qcom: correct gpio-ranges in examples for qcs615
>>        dt-bindings: pinctrl: qcom: correct gpio-ranges in examples for qcs8300
>>        pinctrl: qcom: correct the number of ngpios for QCS615
>>        pinctrl: qcom: correct the number of ngpios for QCS8300
>>        arm64: dts: qcom: correct gpio-ranges for QCS615
>>        arm64: dts: qcom: correct gpio-ranges for QCS8300
>>
>>   Documentation/devicetree/bindings/pinctrl/qcom,qcs615-tlmm.yaml  | 2 +-
>>   Documentation/devicetree/bindings/pinctrl/qcom,qcs8300-tlmm.yaml | 2 +-
>>   arch/arm64/boot/dts/qcom/qcs615.dtsi                             | 2 +-
>>   arch/arm64/boot/dts/qcom/qcs8300.dtsi                            | 2 +-
>>   drivers/pinctrl/qcom/pinctrl-qcs615.c                            | 2 +-
>>   drivers/pinctrl/qcom/pinctrl-qcs8300.c                           | 2 +-
>>   6 files changed, 6 insertions(+), 6 deletions(-)
>> ---
>> base-commit: 91e71d606356e50f238d7a87aacdee4abc427f07
>> change-id: 20241211-correct_gpio_ranges-ed8a25ad22e7
>>
>> Best regards,
>> -- 
>> Lijuan Gao <quic_lijuang@...cinc.com>
>>
> 

-- 
Thx and BRs
Lijuan Gao


Powered by blists - more mailing lists

Powered by Openwall GNU/*/Linux Powered by OpenVZ