lists.openwall.net   lists  /  announce  owl-users  owl-dev  john-users  john-dev  passwdqc-users  yescrypt  popa3d-users  /  oss-security  kernel-hardening  musl  sabotage  tlsify  passwords  /  crypt-dev  xvendor  /  Bugtraq  Full-Disclosure  linux-kernel  linux-netdev  linux-ext4  linux-hardening  linux-cve-announce  PHC 
Open Source and information security mailing list archives
 
Hash Suite: Windows password security audit tool. GUI, reports in PDF.
[<prev] [next>] [<thread-prev] [day] [month] [year] [list]
Message-ID: <173457526613.3291723.13873716422605620248.b4-ty@google.com>
Date: Wed, 18 Dec 2024 18:41:02 -0800
From: Sean Christopherson <seanjc@...gle.com>
To: Sean Christopherson <seanjc@...gle.com>, Paolo Bonzini <pbonzini@...hat.com>
Cc: kvm@...r.kernel.org, linux-kernel@...r.kernel.org, 
	Adrian Hunter <adrian.hunter@...el.com>
Subject: Re: [PATCH 0/2] KVM: VMX: Mark Intel PT virtualization as BROKEN

On Fri, 01 Nov 2024 11:50:29 -0700, Sean Christopherson wrote:
> Hide Intel PT virtualization behind BROKEN, as it has multiple fatal
> flaws, several which put the host at risk, and several of which are far
> too invasive to backport to stable trees.
> 
> I included one of the easier fixes from Adrian to help show just how
> broken PT virtualization is, e.g. to illustrate the apparent lack of usage.
> 
> [...]

Applied patch 2 to kvm-x86 vmx (patch 1 already went in).

[1/2] KVM: VMX: Bury Intel PT virtualization (guest/host mode) behind CONFIG_BROKEN
      (no commit info)
[2/2] KVM: VMX: Allow toggling bits in MSR_IA32_RTIT_CTL when enable bit is cleared
      https://github.com/kvm-x86/linux/commit/591ff4670c7b

--
https://github.com/kvm-x86/linux/tree/next

Powered by blists - more mailing lists

Powered by Openwall GNU/*/Linux Powered by OpenVZ