[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <ca0ecc07-fd45-4116-9927-8eb3e737505f@oss.qualcomm.com>
Date: Thu, 19 Dec 2024 21:36:50 +0100
From: Konrad Dybcio <konrad.dybcio@....qualcomm.com>
To: Manikanta Mylavarapu <quic_mmanikan@...cinc.com>, andersson@...nel.org,
linus.walleij@...aro.org, robh@...nel.org, krzk+dt@...nel.org,
conor+dt@...nel.org, konradybcio@...nel.org, quic_srichara@...cinc.com,
linux-arm-msm@...r.kernel.org, linux-gpio@...r.kernel.org,
devicetree@...r.kernel.org, linux-kernel@...r.kernel.org
Cc: quic_varada@...cinc.com
Subject: Re: [PATCH v2 3/4] arm64: dts: qcom: ipq5424: add spi0 node
On 17.12.2024 10:13 AM, Manikanta Mylavarapu wrote:
> Add SPI0 node for IPQ5424 SoC.
>
> Signed-off-by: Manikanta Mylavarapu <quic_mmanikan@...cinc.com>
> ---
> Changes in V2:
> - No change
>
> arch/arm64/boot/dts/qcom/ipq5424.dtsi | 11 +++++++++++
> 1 file changed, 11 insertions(+)
>
> diff --git a/arch/arm64/boot/dts/qcom/ipq5424.dtsi b/arch/arm64/boot/dts/qcom/ipq5424.dtsi
> index 5e219f900412..b4d736cd8610 100644
> --- a/arch/arm64/boot/dts/qcom/ipq5424.dtsi
> +++ b/arch/arm64/boot/dts/qcom/ipq5424.dtsi
> @@ -201,6 +201,17 @@ uart1: serial@...4000 {
> clock-names = "se";
> interrupts = <GIC_SPI 340 IRQ_TYPE_LEVEL_HIGH>;
> };
> +
> + spi0: spi@...0000 {
> + compatible = "qcom,geni-spi";
> + reg = <0 0x01a90000 0 0x4000>;
> + clocks = <&gcc GCC_QUPV3_SPI0_CLK>;
This register base suggests SPI4 for both the name and clock
The existing UART1 similarly should be UART0
Konrad
Powered by blists - more mailing lists