[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <Z2Oilz0GECUbovtN@ishi>
Date: Thu, 19 Dec 2024 13:35:35 +0900
From: William Breathitt Gray <wbg@...nel.org>
To: Fabrice Gasnier <fabrice.gasnier@...s.st.com>
Cc: lee@...nel.org, robh@...nel.org, krzk+dt@...nel.org,
conor+dt@...nel.org, alexandre.torgue@...s.st.com, jic23@...nel.org,
ukleinek@...nel.org, catalin.marinas@....com, will@...nel.org,
devicetree@...r.kernel.org,
linux-stm32@...md-mailman.stormreply.com,
linux-arm-kernel@...ts.infradead.org, linux-kernel@...r.kernel.org,
linux-iio@...r.kernel.org, linux-pwm@...r.kernel.org,
olivier.moysan@...s.st.com
Subject: Re: [PATCH 4/9] counter: stm32-timer-cnt: add support for stm32mp25
On Wed, Dec 18, 2024 at 10:01:48AM +0100, Fabrice Gasnier wrote:
> Add support for STM32MP25 SoC. There are new counter modes that may be
> implemented in later. Still, use newly introduced compatible to handle
> this new HW variant and avoid being blocked with existing compatible
> in SoC dtsi file. Modes supported currently still remains compatible.
> New timer 20 has encoder capability, add it to the list.
>
> Signed-off-by: Fabrice Gasnier <fabrice.gasnier@...s.st.com>
Acked-by: William Breathitt Gray <wbg@...nel.org>
Download attachment "signature.asc" of type "application/pgp-signature" (229 bytes)
Powered by blists - more mailing lists