[<prev] [next>] [thread-next>] [day] [month] [year] [list]
Message-ID: <20241223173708.384108-1-prabhakar.mahadev-lad.rj@bp.renesas.com>
Date: Mon, 23 Dec 2024 17:37:02 +0000
From: Prabhakar <prabhakar.csengg@...il.com>
To: Geert Uytterhoeven <geert+renesas@...der.be>,
Michael Turquette <mturquette@...libre.com>,
Stephen Boyd <sboyd@...nel.org>
Cc: linux-renesas-soc@...r.kernel.org,
linux-clk@...r.kernel.org,
linux-kernel@...r.kernel.org,
Prabhakar <prabhakar.csengg@...il.com>,
Biju Das <biju.das.jz@...renesas.com>,
Fabrizio Castro <fabrizio.castro.jz@...esas.com>,
Lad Prabhakar <prabhakar.mahadev-lad.rj@...renesas.com>
Subject: [PATCH v2 0/6] Add SYS and GIC clock entries for RZ/V2H(P) SoC
From: Lad Prabhakar <prabhakar.mahadev-lad.rj@...renesas.com>
Hi All,
This patch series adds support for clock and reset entries for GIC and
SYS, along with some cleanup and fixes to the CPG family driver.
v1->v2
- Updated commit description in patch 1/6
- Updated fixes tag commit header in patch 1/6
- Introduced new patch to support mstop configration per-bit
instead of group based
Cheers,
Prabhakar
Lad Prabhakar (6):
clk: renesas: rzv2h: Fix use-after-free in MSTOP refcount handling
clk: renesas: rzv2h: Relocate MSTOP-related macros to the family
driver
clk: renesas: rzv2h: Simplify BUS_MSTOP macros and field extraction
clk: renesas: rzv2h: Switch MSTOP configuration to per-bit basis
clk: renesas: r9a09g057: Add reset entry for SYS
clk: renesas: r9a09g057: Add clock and reset entries for GIC
drivers/clk/renesas/r9a09g047-cpg.c | 2 +
drivers/clk/renesas/r9a09g057-cpg.c | 7 ++
drivers/clk/renesas/rzv2h-cpg.c | 167 +++++++++++++---------------
drivers/clk/renesas/rzv2h-cpg.h | 13 ++-
4 files changed, 96 insertions(+), 93 deletions(-)
--
2.43.0
Powered by blists - more mailing lists