[<prev] [next>] [thread-next>] [day] [month] [year] [list]
Message-Id: <1735542672-113067-1-git-send-email-renyu.zj@linux.alibaba.com>
Date: Mon, 30 Dec 2024 15:11:12 +0800
From: Jing Zhang <renyu.zj@...ux.alibaba.com>
To: "Peter Zijlstra (Intel)" <peterz@...radead.org>,
Kan Liang <kan.liang@...ux.intel.com>,
Ian Rogers <irogers@...gle.com>,
Arnaldo Carvalho de Melo <acme@...nel.org>
Cc: Shuai Xue <xueshuai@...ux.alibaba.com>,
linux-perf-users@...r.kernel.org,
linux-kernel@...r.kernel.org
Subject: [PATCH] perf/x86/intel/uncore: Fix the lack of ch_mask format for SPR
perf stat errors out with UNC_CHA_TOR_INSERTS.IA_HIT_CXL_ACC_LOCAL event
because of lack of ch_mask format in drivers, and perf test "104: perf
all PMU test (exclusive)" failed.
$perf stat -e perf stat -e UNC_CHA_TOR_INSERTS.IA_HIT_CXL_ACC_LOCAL
sleep 1
Initial error:
event syntax error: 'UNC_CHA_TOR_INSERTS.IA_HIT_CXL_ACC_LOCAL'
\___ unknown term 'ch_mask' for pmu 'uncore_cha_0'
104: perf all PMU test (exclusive) : FAILED!
Add ch_mask format for SPR to fix it.
Fixes: 949b11381f81 ("perf/x86/intel/uncore: Add Sapphire Rapids server CHA support")
Signed-off-by: Jing Zhang <renyu.zj@...ux.alibaba.com>
---
arch/x86/events/intel/uncore_snbep.c | 1 +
1 file changed, 1 insertion(+)
diff --git a/arch/x86/events/intel/uncore_snbep.c b/arch/x86/events/intel/uncore_snbep.c
index ca98744..e537623 100644
--- a/arch/x86/events/intel/uncore_snbep.c
+++ b/arch/x86/events/intel/uncore_snbep.c
@@ -5967,6 +5967,7 @@ static int spr_cha_hw_config(struct intel_uncore_box *box, struct perf_event *ev
&format_attr_inv.attr,
&format_attr_thresh8.attr,
&format_attr_filter_tid5.attr,
+ &format_attr_ch_mask.attr,
NULL,
};
static const struct attribute_group spr_uncore_chabox_format_group = {
--
1.8.3.1
Powered by blists - more mailing lists