[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-Id: <20241230-v7-upstream-v7-1-e0fdd4844703@ite.corp-partner.google.com>
Date: Mon, 30 Dec 2024 18:51:19 +0800
From: Hermes Wu via B4 Relay <devnull+Hermes.wu.ite.corp-partner.google.com@...nel.org>
To: Andrzej Hajda <andrzej.hajda@...el.com>, 
 Neil Armstrong <neil.armstrong@...aro.org>, Robert Foss <rfoss@...nel.org>, 
 Laurent Pinchart <Laurent.pinchart@...asonboard.com>, 
 Jonas Karlman <jonas@...boo.se>, Jernej Skrabec <jernej.skrabec@...il.com>, 
 Maarten Lankhorst <maarten.lankhorst@...ux.intel.com>, 
 Maxime Ripard <mripard@...nel.org>, Thomas Zimmermann <tzimmermann@...e.de>, 
 David Airlie <airlied@...il.com>, Simona Vetter <simona@...ll.ch>, 
 AngeloGioacchino Del Regno <angelogioacchino.delregno@...labora.com>, 
 Hermes Wu <hermes.wu@....com.tw>, Allen Chen <allen.chen@....com.tw>
Cc: dri-devel@...ts.freedesktop.org, linux-kernel@...r.kernel.org, 
 Pin-yen Lin <treapking@...omium.org>, 
 Kenneth Hung <Kenneth.Hung@....com.tw>, Pet Weng <Pet.Weng@....com.tw>, 
 Hermes Wu <Hermes.wu@....com.tw>, 
 Dmitry Baryshkov <dmitry.baryshkov@...aro.org>
Subject: [PATCH RESEND v7 01/10] drm/bridge: it6505: Change definition of
 AUX_FIFO_MAX_SIZE
From: Hermes Wu <Hermes.wu@....com.tw>
The hardware AUX FIFO is 16 bytes
Change definition of AUX_FIFO_MAX_SIZE to 16
Fixes: b5c84a9edcd4 ("drm/bridge: add it6505 driver")
Reviewed-by: Dmitry Baryshkov <dmitry.baryshkov@...aro.org>
Signed-off-by: Hermes Wu <hermes.wu@....com.tw>
---
 drivers/gpu/drm/bridge/ite-it6505.c | 2 +-
 1 file changed, 1 insertion(+), 1 deletion(-)
diff --git a/drivers/gpu/drm/bridge/ite-it6505.c b/drivers/gpu/drm/bridge/ite-it6505.c
index 7ff17aa14b01e4d9f626424e065131ae2b195c62..3272ca6951f2585f9592834869de23ac50ce41a4 100644
--- a/drivers/gpu/drm/bridge/ite-it6505.c
+++ b/drivers/gpu/drm/bridge/ite-it6505.c
@@ -300,7 +300,7 @@
 #define MAX_CR_LEVEL 0x03
 #define MAX_EQ_LEVEL 0x03
 #define AUX_WAIT_TIMEOUT_MS 15
-#define AUX_FIFO_MAX_SIZE 32
+#define AUX_FIFO_MAX_SIZE 16
 #define PIXEL_CLK_DELAY 1
 #define PIXEL_CLK_INVERSE 0
 #define ADJUST_PHASE_THRESHOLD 80000
-- 
2.34.1
Powered by blists - more mailing lists