[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <20250107044038.100945-3-rohit.visavalia@amd.com>
Date: Mon, 6 Jan 2025 20:40:38 -0800
From: Rohit Visavalia <rohit.visavalia@....com>
To: <mturquette@...libre.com>, <sboyd@...nel.org>, <robh@...nel.org>,
<krzk+dt@...nel.org>, <conor+dt@...nel.org>, <vishal.sagar@....com>,
<michal.simek@....com>
CC: <linux-clk@...r.kernel.org>, <devicetree@...r.kernel.org>,
<linux-kernel@...r.kernel.org>, Rohit Visavalia <rohit.visavalia@....com>
Subject: [PATCH v2 2/2] dt-bindings: clock: xilinx: Add reset GPIO for VCU
It is marked as optional as some of the ZynqMP designs are having vcu_reset
(reset pin of VCU IP) driven by proc_sys_reset, proc_sys_reset is another
PL IP driven by the PS pl_reset. So, here the VCU reset is not driven by
axi_gpio or PS GPIO so there will be no GPIO entry.
Signed-off-by: Rohit Visavalia <rohit.visavalia@....com>
---
Changes in v2:
- dropped description GPIO property
- used decimal number for GPIO
---
Documentation/devicetree/bindings/clock/xlnx,vcu.yaml | 4 ++++
1 file changed, 4 insertions(+)
diff --git a/Documentation/devicetree/bindings/clock/xlnx,vcu.yaml b/Documentation/devicetree/bindings/clock/xlnx,vcu.yaml
index 02d27d11a452..19dc923e2ee9 100644
--- a/Documentation/devicetree/bindings/clock/xlnx,vcu.yaml
+++ b/Documentation/devicetree/bindings/clock/xlnx,vcu.yaml
@@ -33,6 +33,9 @@ properties:
- const: pll_ref
- const: aclk
+ reset-gpios:
+ maxItems: 1
+
required:
- reg
- clocks
@@ -49,6 +52,7 @@ examples:
xlnx_vcu: vcu@...40000 {
compatible = "xlnx,vcu-logicoreip-1.0";
reg = <0x0 0xa0040000 0x0 0x1000>;
+ reset-gpios = <&gpio 78 GPIO_ACTIVE_HIGH>;
clocks = <&si570_1>, <&clkc 71>;
clock-names = "pll_ref", "aclk";
};
--
2.25.1
Powered by blists - more mailing lists