lists.openwall.net   lists  /  announce  owl-users  owl-dev  john-users  john-dev  passwdqc-users  yescrypt  popa3d-users  /  oss-security  kernel-hardening  musl  sabotage  tlsify  passwords  /  crypt-dev  xvendor  /  Bugtraq  Full-Disclosure  linux-kernel  linux-netdev  linux-ext4  linux-hardening  linux-cve-announce  PHC 
Open Source and information security mailing list archives
 
Hash Suite: Windows password security audit tool. GUI, reports in PDF.
[<prev] [next>] [<thread-prev] [day] [month] [year] [list]
Message-ID: <86v7upwnw2.wl-maz@kernel.org>
Date: Wed, 08 Jan 2025 11:22:53 +0000
From: Marc Zyngier <maz@...nel.org>
To: Yogesh Lal <quic_ylal@...cinc.com>
Cc: Thomas Gleixner <tglx@...utronix.de>,
	<linux-arm-kernel@...ts.infradead.org>,
	<linux-kernel@...r.kernel.org>,
	<linux-arm-msm@...r.kernel.org>
Subject: Re: [PATCH v2] irqchip: gic-v3: Handle failure case of CPU enters low power state

On Fri, 20 Dec 2024 09:39:07 +0000,
Yogesh Lal <quic_ylal@...cinc.com> wrote:
> 
> Adding a new condition in gic_cpu_pm_notifier to address instances
> where the CPU fails to enter low power mode (CPU_PM_ENTER_FAILED).
> The CPU_PM framework signals CPU_PM_ENTER_FAILED upon such failures.
> 
> When the CPU attempts to enter low power mode, it disables the
> redistributor and Group 1 interrupts and reinitializes the system
> registers upon wakeup.
> 
> In case of failure while entering low power mode, it is necessary
> to re-enable the redistributor and Group 1 interrupts to restore
> normal operation.
> 
> Signed-off-by: Yogesh Lal <quic_ylal@...cinc.com>

Acked-by: Marc Zyngier <maz@...nel.org>

	M.

-- 
Without deviation from the norm, progress is not possible.

Powered by blists - more mailing lists

Powered by Openwall GNU/*/Linux Powered by OpenVZ