[<prev] [next>] [<thread-prev] [day] [month] [year] [list]
Message-ID: <20250109165448.53cb3e48@kernel.org>
Date: Thu, 9 Jan 2025 16:54:48 -0800
From: Jakub Kicinski <kuba@...nel.org>
To: Parker Newman <parker@...est.io>
Cc: Alexandre Torgue <alexandre.torgue@...s.st.com>, Jose Abreu
<joabreu@...opsys.com>, Andrew Lunn <andrew+netdev@...n.ch>, "David S.
Miller" <davem@...emloft.net>, Eric Dumazet <edumazet@...gle.com>, Paolo
Abeni <pabeni@...hat.com>, Thierry Reding <thierry.reding@...il.com>,
Jonathan Hunter <jonathanh@...dia.com>, Maxime Coquelin
<mcoquelin.stm32@...il.com>, netdev@...r.kernel.org,
linux-tegra@...r.kernel.org, linux-stm32@...md-mailman.stormreply.com,
linux-arm-kernel@...ts.infradead.org, linux-kernel@...r.kernel.org, Parker
Newman <pnewman@...necttech.com>
Subject: Re: [PATCH net v2 1/1] net: stmmac: dwmac-tegra: Read iommu stream
id from device tree
On Tue, 7 Jan 2025 16:24:59 -0500 Parker Newman wrote:
> Nvidia's Tegra MGBE controllers require the IOMMU "Stream ID" (SID) to be
> written to the MGBE_WRAP_AXI_ASID0_CTRL register.
>
> The current driver is hard coded to use MGBE0's SID for all controllers.
> This causes softirq time outs and kernel panics when using controllers
> other than MGBE0.
Applied, thanks!
Powered by blists - more mailing lists