[<prev] [next>] [<thread-prev] [day] [month] [year] [list]
Message-ID: <hxbqcfza4vx4yzjgu2su4uckchev6xlglulrzncvdmdvhyawde@4vo7zoigy3kc>
Date: Wed, 15 Jan 2025 14:19:50 -0600
From: Bjorn Andersson <andersson@...nel.org>
To: Manikanta Mylavarapu <quic_mmanikan@...cinc.com>
Cc: konradybcio@...nel.org, robh@...nel.org, krzk+dt@...nel.org,
conor+dt@...nel.org, linux-arm-msm@...r.kernel.org, devicetree@...r.kernel.org,
linux-kernel@...r.kernel.org, quic_srichara@...cinc.com, quic_varada@...cinc.com
Subject: Re: [PATCH] arm64: dts: qcom: ipq9574: enable fast mode for i2c3
On Wed, Jan 15, 2025 at 04:31:42PM +0530, Manikanta Mylavarapu wrote:
> Configure the blsp1 i2c3 bus to operate at 400 kHz
> for fast mode.
>
That is what that line does. But why do you want that - and per
Dmitiry's question, why do you want that for all ipq9574 boards?
Please write a proper commit message, with a problem description.
https://docs.kernel.org/process/submitting-patches.html#describe-your-changes
Thanks,
Bjorn
> Signed-off-by: Manikanta Mylavarapu <quic_mmanikan@...cinc.com>
> ---
> arch/arm64/boot/dts/qcom/ipq9574.dtsi | 1 +
> 1 file changed, 1 insertion(+)
>
> diff --git a/arch/arm64/boot/dts/qcom/ipq9574.dtsi b/arch/arm64/boot/dts/qcom/ipq9574.dtsi
> index 942290028972..b35df590a794 100644
> --- a/arch/arm64/boot/dts/qcom/ipq9574.dtsi
> +++ b/arch/arm64/boot/dts/qcom/ipq9574.dtsi
> @@ -621,6 +621,7 @@ blsp1_i2c3: i2c@...8000 {
> clocks = <&gcc GCC_BLSP1_QUP4_I2C_APPS_CLK>,
> <&gcc GCC_BLSP1_AHB_CLK>;
> clock-names = "core", "iface";
> + clock-frequency = <400000>;
> assigned-clocks = <&gcc GCC_BLSP1_QUP4_I2C_APPS_CLK>;
> assigned-clock-rates = <50000000>;
> dmas = <&blsp_dma 18>, <&blsp_dma 19>;
> --
> 2.34.1
>
Powered by blists - more mailing lists