[<prev] [next>] [<thread-prev] [day] [month] [year] [list]
Message-Id:
<173824623824.971083.4395426797923401446.git-patchwork-notify@kernel.org>
Date: Thu, 30 Jan 2025 14:10:38 +0000
From: patchwork-bot+linux-riscv@...nel.org
To: Charlie Jenkins <charlie@...osinc.com>
Cc: linux-riscv@...ts.infradead.org, conor@...nel.org, robh@...nel.org,
krzk+dt@...nel.org, paul.walmsley@...ive.com, palmer@...belt.com,
aou@...s.berkeley.edu, jszhang@...nel.org, wens@...e.org,
jernej.skrabec@...il.com, samuel@...lland.org, samuel.holland@...ive.com,
corbet@....net, shuah@...nel.org, guoren@...nel.org, evan@...osinc.com,
jrtc27@...c27.com, ajones@...tanamicro.com, cyy@...self.name,
andybnac@...il.com, devicetree@...r.kernel.org, linux-kernel@...r.kernel.org,
linux-sunxi@...ts.linux.dev, linux-doc@...r.kernel.org,
linux-kselftest@...r.kernel.org, conor.dooley@...rochip.com, heiko@...ech.de
Subject: Re: [PATCH v11 00/14] riscv: Add support for xtheadvector
Hello:
This series was applied to riscv/linux.git (for-next)
by Palmer Dabbelt <palmer@...osinc.com>:
On Wed, 13 Nov 2024 18:21:06 -0800 you wrote:
> xtheadvector is a custom extension that is based upon riscv vector
> version 0.7.1 [1]. All of the vector routines have been modified to
> support this alternative vector version based upon whether xtheadvector
> was determined to be supported at boot.
>
> vlenb is not supported on the existing xtheadvector hardware, so a
> devicetree property thead,vlenb is added to provide the vlenb to Linux.
>
> [...]
Here is the summary with links:
- [v11,01/14] dt-bindings: riscv: Add xtheadvector ISA extension description
https://git.kernel.org/riscv/c/e576b7cb8183
- [v11,02/14] dt-bindings: cpus: add a thead vlen register length property
https://git.kernel.org/riscv/c/bf6279b38a4b
- [v11,03/14] riscv: dts: allwinner: Add xtheadvector to the D1/D1s devicetree
https://git.kernel.org/riscv/c/ce1daeeba600
- [v11,04/14] riscv: Add thead and xtheadvector as a vendor extension
https://git.kernel.org/riscv/c/cddd63869f92
- [v11,05/14] riscv: vector: Use vlenb from DT for thead
https://git.kernel.org/riscv/c/377be47f90e4
- [v11,06/14] RISC-V: define the elements of the VCSR vector CSR
https://git.kernel.org/riscv/c/66f197785d51
- [v11,07/14] riscv: csr: Add CSR encodings for CSR_VXRM/CSR_VXSAT
https://git.kernel.org/riscv/c/b9a931442451
- [v11,08/14] riscv: Add xtheadvector instruction definitions
https://git.kernel.org/riscv/c/01e3313e34d0
- [v11,09/14] riscv: vector: Support xtheadvector save/restore
https://git.kernel.org/riscv/c/d863910eabaf
- [v11,10/14] riscv: hwprobe: Add thead vendor extension probing
https://git.kernel.org/riscv/c/a5ea53da65c5
- [v11,11/14] riscv: hwprobe: Document thead vendor extensions and xtheadvector extension
https://git.kernel.org/riscv/c/7fa00fd6ff53
- [v11,12/14] selftests: riscv: Fix vector tests
https://git.kernel.org/riscv/c/57d7713af93e
- [v11,13/14] selftests: riscv: Support xtheadvector in vector tests
https://git.kernel.org/riscv/c/c384c5d4a2ae
- [v11,14/14] riscv: Add ghostwrite vulnerability
https://git.kernel.org/riscv/c/4bf97069239b
You are awesome, thank you!
--
Deet-doot-dot, I am a bot.
https://korg.docs.kernel.org/patchwork/pwbot.html
Powered by blists - more mailing lists