[<prev] [next>] [day] [month] [year] [list]
Message-Id: <20250205101153.1778622-1-niravkumar.l.rabara@intel.com>
Date: Wed, 5 Feb 2025 18:11:53 +0800
From: niravkumar.l.rabara@...el.com
To: Dinh Nguyen <dinguyen@...nel.org>,
Rob Herring <robh@...nel.org>,
Krzysztof Kozlowski <krzk+dt@...nel.org>,
Conor Dooley <conor+dt@...nel.org>,
niravkumar.l.rabara@...el.com,
nirav.rabara@...era.com,
devicetree@...r.kernel.org,
linux-kernel@...r.kernel.org
Subject: [PATCH v2] arm64: dts: socfpga: agilex5: add qspi flash node
From: Niravkumar L Rabara <niravkumar.l.rabara@...el.com>
Add Micron qspi nor flash node for Intel SoCFPGA Agilex5.
Signed-off-by: Niravkumar L Rabara <niravkumar.l.rabara@...el.com>
---
changes in v2:
* Removed unexpected properties to fix dts build warnings.
Link to v1:https://lore.kernel.org/all/20250108112834.2880709-1-niravkumar.l.rabara@intel.com/
.../boot/dts/intel/socfpga_agilex5_socdk.dts | 31 +++++++++++++++++++
1 file changed, 31 insertions(+)
diff --git a/arch/arm64/boot/dts/intel/socfpga_agilex5_socdk.dts b/arch/arm64/boot/dts/intel/socfpga_agilex5_socdk.dts
index c533e5a3a610..5eda77242c5d 100644
--- a/arch/arm64/boot/dts/intel/socfpga_agilex5_socdk.dts
+++ b/arch/arm64/boot/dts/intel/socfpga_agilex5_socdk.dts
@@ -25,6 +25,37 @@ &osc1 {
clock-frequency = <25000000>;
};
+&qspi {
+ status = "okay";
+ flash@0 {
+ compatible = "micron,mt25qu02g", "jedec,spi-nor";
+ reg = <0>;
+ spi-max-frequency = <100000000>;
+ m25p,fast-read;
+ cdns,read-delay = <2>;
+ cdns,tshsl-ns = <50>;
+ cdns,tsd2d-ns = <50>;
+ cdns,tchsh-ns = <4>;
+ cdns,tslch-ns = <4>;
+
+ partitions {
+ compatible = "fixed-partitions";
+ #address-cells = <1>;
+ #size-cells = <1>;
+
+ qspi_boot: partition@0 {
+ label = "u-boot";
+ reg = <0x0 0x04200000>;
+ };
+
+ root: partition@...0000 {
+ label = "root";
+ reg = <0x04200000 0x0be00000>;
+ };
+ };
+ };
+};
+
&uart0 {
status = "okay";
};
--
2.25.1
Powered by blists - more mailing lists