[<prev] [next>] [<thread-prev] [day] [month] [year] [list]
Message-ID: <da80b9bb-be2f-455c-961d-1d2a55b061ef@linaro.org>
Date: Thu, 6 Feb 2025 17:38:01 +0100
From: neil.armstrong@...aro.org
To: Danila Tikhonov <danila@...xyga.com>, quic_jesszhan@...cinc.com,
maarten.lankhorst@...ux.intel.com, mripard@...nel.org, tzimmermann@...e.de,
airlied@...il.com, simona@...ll.ch, robh@...nel.org, krzk+dt@...nel.org,
conor+dt@...nel.org, andersson@...nel.org, konradybcio@...nel.org,
robdclark@...il.com, quic_abhinavk@...cinc.com, dmitry.baryshkov@...aro.org,
sean@...rly.run, marijn.suijten@...ainline.org, jonathan@...ek.ca,
jun.nie@...aro.org, fekz115@...il.com
Cc: dri-devel@...ts.freedesktop.org, devicetree@...r.kernel.org,
linux-kernel@...r.kernel.org, linux-arm-msm@...r.kernel.org,
freedreno@...ts.freedesktop.org, linux@...nlining.org,
~postmarketos/upstreaming@...ts.sr.ht
Subject: Re: [PATCH 2/4] drm/panel: Add Visionox RM692E5 panel driver
Hi,
On 03/02/2025 19:14, Danila Tikhonov wrote:
> From: Eugene Lepshy <fekz115@...il.com>
>
> Add the driver for Visionox RM692E5 panel support found in Nothing
> Phone (1).
>
> Signed-off-by: Eugene Lepshy <fekz115@...il.com>
> Co-developed-by: Danila Tikhonov <danila@...xyga.com>
> Signed-off-by: Danila Tikhonov <danila@...xyga.com>
> ---
> drivers/gpu/drm/panel/Kconfig | 10 +
> drivers/gpu/drm/panel/Makefile | 1 +
> .../gpu/drm/panel/panel-visionox-rm692e5.c | 433 ++++++++++++++++++
> 3 files changed, 444 insertions(+)
> create mode 100644 drivers/gpu/drm/panel/panel-visionox-rm692e5.c
>
> diff --git a/drivers/gpu/drm/panel/Kconfig b/drivers/gpu/drm/panel/Kconfig
> index d7469c565d1d..66b2827169fb 100644
> --- a/drivers/gpu/drm/panel/Kconfig
> +++ b/drivers/gpu/drm/panel/Kconfig
> @@ -996,6 +996,16 @@ config DRM_PANEL_VISIONOX_RM69299
> Say Y here if you want to enable support for Visionox
> RM69299 DSI Video Mode panel.
>
> +config DRM_PANEL_VISIONOX_RM692E5
> + tristate "Visionox RM692E5"
> + depends on OF
> + depends on DRM_MIPI_DSI
> + depends on BACKLIGHT_CLASS_DEVICE
> + help
> + Say Y here if you want to enable support for Visionox RM692E5 amoled
> + display panels, such as the one found in the Nothing Phone (1)
> + smartphone.
> +
> config DRM_PANEL_VISIONOX_VTDR6130
> tristate "Visionox VTDR6130"
> depends on OF
> diff --git a/drivers/gpu/drm/panel/Makefile b/drivers/gpu/drm/panel/Makefile
> index 7dcf72646cac..6177f2d4113e 100644
> --- a/drivers/gpu/drm/panel/Makefile
> +++ b/drivers/gpu/drm/panel/Makefile
> @@ -100,6 +100,7 @@ obj-$(CONFIG_DRM_PANEL_TPO_TD043MTEA1) += panel-tpo-td043mtea1.o
> obj-$(CONFIG_DRM_PANEL_TPO_TPG110) += panel-tpo-tpg110.o
> obj-$(CONFIG_DRM_PANEL_TRULY_NT35597_WQXGA) += panel-truly-nt35597.o
> obj-$(CONFIG_DRM_PANEL_VISIONOX_RM69299) += panel-visionox-rm69299.o
> +obj-$(CONFIG_DRM_PANEL_VISIONOX_RM692E5) += panel-visionox-rm692e5.o
> obj-$(CONFIG_DRM_PANEL_VISIONOX_VTDR6130) += panel-visionox-vtdr6130.o
> obj-$(CONFIG_DRM_PANEL_VISIONOX_R66451) += panel-visionox-r66451.o
> obj-$(CONFIG_DRM_PANEL_WIDECHIPS_WS2401) += panel-widechips-ws2401.o
> diff --git a/drivers/gpu/drm/panel/panel-visionox-rm692e5.c b/drivers/gpu/drm/panel/panel-visionox-rm692e5.c
> new file mode 100644
> index 000000000000..abaa035f3a92
> --- /dev/null
> +++ b/drivers/gpu/drm/panel/panel-visionox-rm692e5.c
> @@ -0,0 +1,433 @@
> +// SPDX-License-Identifier: GPL-2.0-only
> +/*
> + * Generated with linux-mdss-dsi-panel-driver-generator from vendor device tree:
> + * Copyright (c) 2013, The Linux Foundation. All rights reserved.
> + * Copyright (c) 2025, Eugene Lepshy <fekz115@...il.com>
> + * Copyright (c) 2025, Danila Tikhonov <danila@...xyga.com>
> + */
> +
> +#include <linux/backlight.h>
> +#include <linux/delay.h>
> +#include <linux/gpio/consumer.h>
> +#include <linux/mod_devicetable.h>
> +#include <linux/module.h>
> +#include <linux/regulator/consumer.h>
> +
> +#include <video/mipi_display.h>
> +
> +#include <drm/display/drm_dsc.h>
> +#include <drm/display/drm_dsc_helper.h>
> +#include <drm/drm_mipi_dsi.h>
> +#include <drm/drm_modes.h>
> +#include <drm/drm_panel.h>
> +#include <drm/drm_probe_helper.h>
> +
> +struct visionox_rm692e5 {
> + struct drm_panel panel;
> + struct mipi_dsi_device *dsi;
> + struct drm_dsc_config dsc;
> + struct gpio_desc *reset_gpio;
> + struct regulator_bulk_data *supplies;
> +};
> +
> +static const struct regulator_bulk_data visionox_rm692e5_supplies[] = {
> + { .supply = "vddio" }, /* 1p8 */
> + { .supply = "vdd" }, /* 3p3 */
> +};
> +
> +static inline
> +struct visionox_rm692e5 *to_visionox_rm692e5(struct drm_panel *panel)
> +{
> + return container_of(panel, struct visionox_rm692e5, panel);
> +}
> +
> +static void visionox_rm692e5_reset(struct visionox_rm692e5 *ctx)
> +{
> + gpiod_set_value_cansleep(ctx->reset_gpio, 0);
> + usleep_range(10000, 11000);
> + gpiod_set_value_cansleep(ctx->reset_gpio, 1);
> + usleep_range(1000, 2000);
> + gpiod_set_value_cansleep(ctx->reset_gpio, 0);
> + msleep(32);
> +}
> +
> +static int visionox_rm692e5_on(struct visionox_rm692e5 *ctx)
> +{
> + struct mipi_dsi_device *dsi = ctx->dsi;
> + struct mipi_dsi_multi_context dsi_ctx = { .dsi = dsi };
> +
> + dsi->mode_flags |= MIPI_DSI_MODE_LPM;
> +
> + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0xfe, 0x40);
> + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0xbd, 0x07);
> + mipi_dsi_usleep_range(&dsi_ctx, 17000, 18000);
> + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0xfe, 0xd2);
> + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x50, 0x11);
> + mipi_dsi_dcs_set_display_brightness_multi(&dsi_ctx, 0x00ab);
> + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x52, 0x30);
> + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, MIPI_DCS_WRITE_CONTROL_DISPLAY, 0x09);
> + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x54, 0x60);
> + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, MIPI_DCS_WRITE_POWER_SAVE, 0x04);
> + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x56, 0x38);
> + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x58, 0x00);
> + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x59, 0x14);
> + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x5a, 0x02);
> + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x5b, 0x1c);
> + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x5c, 0x02);
> + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x5d, 0x00);
> + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, MIPI_DCS_SET_CABC_MIN_BRIGHTNESS, 0x20);
> + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x5f, 0x01);
> + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x60, 0xe8);
> + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x61, 0x00);
> + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x62, 0x07);
> + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x63, 0x0c);
> + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x64, 0x05);
> + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x65, 0x0e);
> + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x66, 0x05);
> + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x67, 0x16);
> + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x68, 0x18);
> + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x69, 0x00);
> + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x6a, 0x10);
> + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x6b, 0xf0);
> + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x6c, 0x07);
> + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x6d, 0x10);
> + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x6e, 0x20);
> + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x6f, 0x00);
> + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x70, 0x06);
> + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x71, 0x0f);
> + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x72, 0x0f);
> + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x73, 0x33);
> + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x74, 0x0e);
> + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x75, 0x1c);
> + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x76, 0x2a);
> + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x77, 0x38);
> + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x78, 0x46);
> + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x79, 0x54);
> + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x7a, 0x62);
> + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x7b, 0x69);
> + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x7c, 0x70);
> + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x7d, 0x77);
> + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x7e, 0x79);
> + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x7f, 0x7b);
> + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x80, 0x7d);
> + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x81, 0x7e);
> + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x82, 0x01);
> + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x83, 0x02);
> + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x84, 0x22);
> + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x85, 0x00);
> + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x86, 0x2a);
> + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x87, 0x40);
> + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x88, 0x2a);
> + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x89, 0xbe);
> + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x8a, 0x3a);
> + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x8b, 0xfc);
> + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x8c, 0x3a);
> + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x8d, 0xfa);
> + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x8e, 0x3a);
> + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x8f, 0xf8);
> + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x90, 0x3b);
> + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x91, 0x38);
> + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x92, 0x3b);
> + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x93, 0x78);
> + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x94, 0x3b);
> + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x95, 0xb6);
> + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x96, 0x4b);
> + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x97, 0xf6);
> + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x98, 0x4c);
> + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x99, 0x34);
> + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x9a, 0x4c);
> + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x9b, 0x74);
> + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x9c, 0x5c);
> + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x9d, 0x74);
> + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x9e, 0x8c);
> + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x9f, 0xf4);
> + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, MIPI_DCS_READ_PPS_START, 0x02);
> + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0xa3, 0x1c);
> + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0xa4, 0x00);
> + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0xa5, 0x00);
> + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0xa6, 0x00);
> + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0xa7, 0x00);
> + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, MIPI_DCS_READ_PPS_CONTINUE, 0x00);
> + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0xaa, 0x00);
> + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0xa0, 0x80);
> + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0xfe, 0xa1);
> + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0xcd, 0x6b);
> + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0xce, 0xbb);
> + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0xfe, 0xd1);
> + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0xb4, 0x01);
> + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0xfe, 0x38);
> + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x17, 0x0f);
> + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x18, 0x0f);
> + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0xfe, 0x00);
> + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0xfa, 0x01);
> + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0xc2, 0x08);
> + mipi_dsi_dcs_set_tear_on_multi(&dsi_ctx, MIPI_DSI_DCS_TEAR_MODE_VBLANK);
> + mipi_dsi_dcs_set_display_brightness_multi(&dsi_ctx, 0x000d);
> + mipi_dsi_dcs_exit_sleep_mode_multi(&dsi_ctx);
> + mipi_dsi_msleep(&dsi_ctx, 50);
> + mipi_dsi_dcs_set_display_on_multi(&dsi_ctx);
> + mipi_dsi_usleep_range(&dsi_ctx, 1000, 2000);
> +
> + return dsi_ctx.accum_err;
> +}
> +
> +static int visionox_rm692e5_disable(struct drm_panel *panel)
> +{
> + struct visionox_rm692e5 *ctx = to_visionox_rm692e5(panel);
> + struct mipi_dsi_device *dsi = ctx->dsi;
> + struct mipi_dsi_multi_context dsi_ctx = { .dsi = dsi };
> +
> + dsi->mode_flags &= ~MIPI_DSI_MODE_LPM;
> +
> + mipi_dsi_dcs_set_display_off_multi(&dsi_ctx);
> + mipi_dsi_usleep_range(&dsi_ctx, 1000, 2000);
> + mipi_dsi_dcs_enter_sleep_mode_multi(&dsi_ctx);
> + mipi_dsi_usleep_range(&dsi_ctx, 1000, 2000);
> +
> + return dsi_ctx.accum_err;
> +}
> +
> +static int visionox_rm692e5_prepare(struct drm_panel *panel)
> +{
> + struct visionox_rm692e5 *ctx = to_visionox_rm692e5(panel);
> + struct drm_dsc_picture_parameter_set pps;
> + struct mipi_dsi_multi_context dsi_ctx = { .dsi = ctx->dsi };
> +
> + dsi_ctx.accum_err = regulator_bulk_enable(ARRAY_SIZE
> + (visionox_rm692e5_supplies), ctx->supplies);
> + if (dsi_ctx.accum_err)
> + return dsi_ctx.accum_err;
This is quite unpretty, just add a additional ret, the compiler will
optimize things much smarter, keep code readable.
> +
> + visionox_rm692e5_reset(ctx);
> + visionox_rm692e5_on(ctx);
You don't check the return here, just pass the current dsi_ctx
> + drm_dsc_pps_payload_pack(&pps, &ctx->dsc);
> + mipi_dsi_picture_parameter_set_multi(&dsi_ctx, &pps);
> + mipi_dsi_compression_mode_ext_multi(&dsi_ctx, true, MIPI_DSI_COMPRESSION_DSC, 0);
> +
> + mipi_dsi_msleep(&dsi_ctx, 28);
> +
> + if (dsi_ctx.accum_err) {
> + gpiod_set_value_cansleep(ctx->reset_gpio, 1);
> + regulator_bulk_disable(ARRAY_SIZE(visionox_rm692e5_supplies),
> + ctx->supplies);
> + }
> +
> + return dsi_ctx.accum_err;
> +}
> +
> +static int visionox_rm692e5_unprepare(struct drm_panel *panel)
> +{
> + struct visionox_rm692e5 *ctx = to_visionox_rm692e5(panel);
> +
> + gpiod_set_value_cansleep(ctx->reset_gpio, 1);
> + regulator_bulk_disable(ARRAY_SIZE(visionox_rm692e5_supplies),
> + ctx->supplies);
> +
> + return 0;
> +}
> +
> +static const struct drm_display_mode visionox_rm692e5_modes[] = {
> + /* Let's initialize the highest frequency first */
> + { /* 120Hz mode */
> + .clock = (1080 + 26 + 39 + 36) * (2400 + 16 + 21 + 16) * 120 / 1000,
> + .hdisplay = 1080,
> + .hsync_start = 1080 + 26,
> + .hsync_end = 1080 + 26 + 39,
> + .htotal = 1080 + 26 + 39 + 36,
> + .vdisplay = 2400,
> + .vsync_start = 2400 + 16,
> + .vsync_end = 2400 + 16 + 21,
> + .vtotal = 2400 + 16 + 21 + 16,
> + .width_mm = 68,
> + .height_mm = 152,
> + .type = DRM_MODE_TYPE_DRIVER,
> + },
> + { /* 90Hz mode */
> + .clock = (1080 + 26 + 39 + 36) * (2400 + 16 + 21 + 16) * 90 / 1000,
> + .hdisplay = 1080,
> + .hsync_start = 1080 + 26,
> + .hsync_end = 1080 + 26 + 39,
> + .htotal = 1080 + 26 + 39 + 36,
> + .vdisplay = 2400,
> + .vsync_start = 2400 + 16,
> + .vsync_end = 2400 + 16 + 21,
> + .vtotal = 2400 + 16 + 21 + 16,
> + .width_mm = 68,
> + .height_mm = 152,
> + .type = DRM_MODE_TYPE_DRIVER,
> + },
> + { /* 60Hz mode */
> + .clock = (1080 + 26 + 39 + 36) * (2400 + 16 + 21 + 16) * 60 / 1000,
> + .hdisplay = 1080,
> + .hsync_start = 1080 + 26,
> + .hsync_end = 1080 + 26 + 39,
> + .htotal = 1080 + 26 + 39 + 36,
> + .vdisplay = 2400,
> + .vsync_start = 2400 + 16,
> + .vsync_end = 2400 + 16 + 21,
> + .vtotal = 2400 + 16 + 21 + 16,
> + .width_mm = 68,
> + .height_mm = 152,
> + .type = DRM_MODE_TYPE_DRIVER,
> + },
> +};
> +
> +static int visionox_rm692e5_get_modes(struct drm_panel *panel,
> + struct drm_connector *connector)
> +{
> + int count = 0;
> +
> + for (int i = 0; i < ARRAY_SIZE(visionox_rm692e5_modes); i++) {
> + count += drm_connector_helper_get_modes_fixed(connector,
> + &visionox_rm692e5_modes[i]);
> + }
Nit: you can drop those {}
> +
> + return count;
> +}
> +
> +static const struct drm_panel_funcs visionox_rm692e5_panel_funcs = {
> + .prepare = visionox_rm692e5_prepare,
> + .unprepare = visionox_rm692e5_unprepare,
> + .disable = visionox_rm692e5_disable,
> + .get_modes = visionox_rm692e5_get_modes,
> +};
> +
> +static int visionox_rm692e5_bl_update_status(struct backlight_device *bl)
> +{
> + struct mipi_dsi_device *dsi = bl_get_data(bl);
> + u16 brightness = backlight_get_brightness(bl);
> + int ret;
> +
> + dsi->mode_flags &= ~MIPI_DSI_MODE_LPM;
> +
> + ret = mipi_dsi_dcs_set_display_brightness_large(dsi, brightness);
> + if (ret < 0)
> + return ret;
> +
> + dsi->mode_flags |= MIPI_DSI_MODE_LPM;
> +
> + return 0;
> +}
> +
> +static int visionox_rm692e5_bl_get_brightness(struct backlight_device *bl)
> +{
> + struct mipi_dsi_device *dsi = bl_get_data(bl);
> + u16 brightness;
> + int ret;
> +
> + dsi->mode_flags &= ~MIPI_DSI_MODE_LPM;
> +
> + ret = mipi_dsi_dcs_get_display_brightness_large(dsi, &brightness);
> + if (ret < 0)
> + return ret;
> +
> + dsi->mode_flags |= MIPI_DSI_MODE_LPM;
> +
> + return brightness;
> +}
> +
> +static const struct backlight_ops visionox_rm692e5_bl_ops = {
> + .update_status = visionox_rm692e5_bl_update_status,
> + .get_brightness = visionox_rm692e5_bl_get_brightness,
> +};
> +
> +static struct backlight_device *
> +visionox_rm692e5_create_backlight(struct mipi_dsi_device *dsi)
> +{
> + struct device *dev = &dsi->dev;
> + const struct backlight_properties props = {
> + .type = BACKLIGHT_RAW,
> + .brightness = 2047,
> + .max_brightness = 4095,
> + };
> +
> + return devm_backlight_device_register(dev, dev_name(dev), dev, dsi,
> + &visionox_rm692e5_bl_ops, &props);
> +}
> +
> +static int visionox_rm692e5_probe(struct mipi_dsi_device *dsi)
> +{
> + struct device *dev = &dsi->dev;
> + struct visionox_rm692e5 *ctx;
> + int ret;
> +
> + ctx = devm_kzalloc(dev, sizeof(*ctx), GFP_KERNEL);
> + if (!ctx)
> + return -ENOMEM;
> +
> + ret = devm_regulator_bulk_get_const(&dsi->dev,
> + ARRAY_SIZE(visionox_rm692e5_supplies),
> + visionox_rm692e5_supplies,
> + &ctx->supplies);
> + if (ret < 0)
> + return dev_err_probe(dev, ret, "Failed to get regulators\n");
> +
> + ctx->reset_gpio = devm_gpiod_get(dev, "reset", GPIOD_OUT_HIGH);
> + if (IS_ERR(ctx->reset_gpio))
> + return dev_err_probe(dev, PTR_ERR(ctx->reset_gpio),
> + "Failed to get reset-gpios\n");
> +
> + ctx->dsi = dsi;
> + mipi_dsi_set_drvdata(dsi, ctx);
> +
> + dsi->lanes = 4;
> + dsi->format = MIPI_DSI_FMT_RGB888;
> + dsi->mode_flags = MIPI_DSI_CLOCK_NON_CONTINUOUS;
> +
> + drm_panel_init(&ctx->panel, dev, &visionox_rm692e5_panel_funcs,
> + DRM_MODE_CONNECTOR_DSI);
> + ctx->panel.prepare_prev_first = true;
> +
> + ctx->panel.backlight = visionox_rm692e5_create_backlight(dsi);
> + if (IS_ERR(ctx->panel.backlight))
> + return dev_err_probe(dev, PTR_ERR(ctx->panel.backlight),
> + "Failed to create backlight\n");
> +
> + drm_panel_add(&ctx->panel);
> +
> + dsi->dsc = &ctx->dsc;
> + ctx->dsc.dsc_version_major = 1;
> + ctx->dsc.dsc_version_minor = 1;
> + ctx->dsc.slice_height = 20;
> + ctx->dsc.slice_width = 540;
> + ctx->dsc.slice_count = 1080 / ctx->dsc.slice_width;
> + ctx->dsc.bits_per_component = 10;
> + ctx->dsc.bits_per_pixel = 8 << 4;
> + ctx->dsc.block_pred_enable = true;
> +
> + ret = devm_mipi_dsi_attach(dev, dsi);
> + if (ret < 0) {
> + drm_panel_remove(&ctx->panel);
> + return dev_err_probe(dev, ret, "Failed to attach to DSI host\n");
> + }
> +
> + return 0;
> +}
> +
> +static void visionox_rm692e5_remove(struct mipi_dsi_device *dsi)
> +{
> + struct visionox_rm692e5 *ctx = mipi_dsi_get_drvdata(dsi);
> +
> + drm_panel_remove(&ctx->panel);
> +}
> +
> +static const struct of_device_id visionox_rm692e5_of_match[] = {
> + { .compatible = "visionox,rm692e5" },
> + { /* sentinel */ }
> +};
> +MODULE_DEVICE_TABLE(of, visionox_rm692e5_of_match);
> +
> +static struct mipi_dsi_driver visionox_rm692e5_driver = {
> + .probe = visionox_rm692e5_probe,
> + .remove = visionox_rm692e5_remove,
> + .driver = {
> + .name = "panel-visionox-rm692e5",
> + .of_match_table = visionox_rm692e5_of_match,
> + },
> +};
> +module_mipi_dsi_driver(visionox_rm692e5_driver);
> +
> +MODULE_AUTHOR("Eugene Lepshy <fekz115@...il.com>");
> +MODULE_AUTHOR("Danila Tikhonov <danila@...xyga.com>");
> +MODULE_DESCRIPTION("DRM driver for Visionox RM692E5 cmd mode dsi panel");
> +MODULE_LICENSE("GPL");
Thanks,
Neil
Powered by blists - more mailing lists