lists.openwall.net   lists  /  announce  owl-users  owl-dev  john-users  john-dev  passwdqc-users  yescrypt  popa3d-users  /  oss-security  kernel-hardening  musl  sabotage  tlsify  passwords  /  crypt-dev  xvendor  /  Bugtraq  Full-Disclosure  linux-kernel  linux-netdev  linux-ext4  linux-hardening  linux-cve-announce  PHC 
Open Source and information security mailing list archives
 
Hash Suite for Android: free password hash cracker in your pocket
[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <ff59bb81-3bbb-4dc0-b39d-85a1d5dab4c4@sirena.org.uk>
Date: Thu, 6 Feb 2025 12:27:31 +0000
From: Mark Brown <broonie@...nel.org>
To: Isaac Scott <isaac.scott@...asonboard.com>
Cc: michael.hennerich@...log.com, lgirdwood@...il.com,
	linux-kernel@...r.kernel.org
Subject: Re: [PATCH 0/1] regulator: ad5398: Correct SW_POWER_DOWN bit number

On Thu, Feb 06, 2025 at 12:24:58PM +0000, Isaac Scott wrote:
> This patch corrects the bit number that represents the soft power down
> bit of the AD5398. This was overlooked during testing as in my use case,
> the regulator was enabled and disabled via multiple methods, such as
> using the power down pin on the chip itself through a different driver.

Please don't send cover letters for single patches, if there is anything
that needs saying put it in the changelog of the patch or after the ---
if it's administrative stuff.  This reduces mail volume and ensures that 
any important information is recorded in the changelog rather than being
lost. 

Download attachment "signature.asc" of type "application/pgp-signature" (489 bytes)

Powered by blists - more mailing lists

Powered by Openwall GNU/*/Linux Powered by OpenVZ