lists.openwall.net   lists  /  announce  owl-users  owl-dev  john-users  john-dev  passwdqc-users  yescrypt  popa3d-users  /  oss-security  kernel-hardening  musl  sabotage  tlsify  passwords  /  crypt-dev  xvendor  /  Bugtraq  Full-Disclosure  linux-kernel  linux-netdev  linux-ext4  linux-hardening  linux-cve-announce  PHC 
Open Source and information security mailing list archives
 
Hash Suite: Windows password security audit tool. GUI, reports in PDF.
[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <c7cc1453-d54f-46f7-86da-275636eaed84@kernel.org>
Date: Sun, 9 Feb 2025 12:46:40 +0100
From: Krzysztof Kozlowski <krzk@...nel.org>
To: Mukesh Kumar Savaliya <quic_msavaliy@...cinc.com>,
 alexandre.belloni@...tlin.com, robh@...nel.org, krzk+dt@...nel.org,
 conor+dt@...nel.org, jarkko.nikula@...ux.intel.com,
 linux-i3c@...ts.infradead.org, linux-arm-msm@...r.kernel.org,
 devicetree@...r.kernel.org, linux-kernel@...r.kernel.org
Subject: Re: [PATCH v1 1/3] dt-bindings: i3c: Add Qualcomm I3C master
 controller bindings

On 07/02/2025 13:03, Mukesh Kumar Savaliya wrote:
>> I will remove minItems and MaxItems, will list Items with description.
>>>
> Wanted to check if below way is fine ? Because some of the ask to drop 
> constraints are already present in other i3c yaml files.
> 
> if not, could you please help share example removing constraints and 
> listing item ?
> 
> == Sample ==
> properties:
>    compatible:
>      enum:
>        - qcom,i3c-controller
> 
>    reg:
>      type: array
>      minItems: 1
>      maxItems: 1
>      items:
>        type: integer
>      description: Base address and size of the I3C controller registers.


I really do not understand this sample. That's not a DT schema code.
Please open existing Qcom bindings and look how it is done.

Best regards,
Krzysztof

Powered by blists - more mailing lists

Powered by Openwall GNU/*/Linux Powered by OpenVZ