| lists.openwall.net | lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC | |
|
Open Source and information security mailing list archives
| ||
|
Message-ID: <20250209122936.2338821-1-inochiama@gmail.com>
Date: Sun, 9 Feb 2025 20:29:31 +0800
From: Inochi Amaoto <inochiama@...il.com>
To: Philipp Zabel <p.zabel@...gutronix.de>,
Rob Herring <robh@...nel.org>,
Krzysztof Kozlowski <krzk+dt@...nel.org>,
Conor Dooley <conor+dt@...nel.org>,
Chen Wang <unicorn_wang@...look.com>,
Inochi Amaoto <inochiama@...look.com>,
Paul Walmsley <paul.walmsley@...ive.com>,
Palmer Dabbelt <palmer@...belt.com>,
Albert Ou <aou@...s.berkeley.edu>,
Thomas Bonnefille <thomas.bonnefille@...tlin.com>,
Jisheng Zhang <jszhang@...nel.org>
Cc: Inochi Amaoto <inochiama@...il.com>,
devicetree@...r.kernel.org,
linux-kernel@...r.kernel.org,
linux-riscv@...ts.infradead.org,
Yixun Lan <dlan@...too.org>,
Longbin Li <looong.bin@...il.com>
Subject: [PATCH 0/4] riscv: sophgo: cv18xx: Add reset generator support
Like SG2042, CV1800 Series SoCs also have simple bit reset generator.
Add necessary code and bindings for it.
Inochi Amaoto (4):
dt-bindings: reset: sophgo: Add CV1800B support
reset: simple: add support for Sophgo CV1800B
riscv: dts: sophgo: add reset generator for Sophgo CV1800 series SoC
riscv: dts: sophgo: add reset configuration for Sophgo CV1800 series
SoC
.../bindings/reset/sophgo,sg2042-reset.yaml | 4 +-
arch/riscv/boot/dts/sophgo/cv18xx-reset.h | 98 +++++++++++++++++++
arch/riscv/boot/dts/sophgo/cv18xx.dtsi | 21 ++++
drivers/reset/reset-simple.c | 2 +
4 files changed, 124 insertions(+), 1 deletion(-)
create mode 100644 arch/riscv/boot/dts/sophgo/cv18xx-reset.h
--
2.48.1
Powered by blists - more mailing lists