[<prev] [next>] [<thread-prev] [day] [month] [year] [list]
Message-ID: <20250209-antique-camel-of-assurance-390cb9@krzk-bin>
Date: Sun, 9 Feb 2025 13:29:58 +0100
From: Krzysztof Kozlowski <krzk@...nel.org>
To: Ben Zong-You Xie <ben717@...estech.com>
Cc: linux-i2c@...r.kernel.org, devicetree@...r.kernel.org,
linux-kernel@...r.kernel.org, andi.shyti@...nel.org, robh@...nel.org, krzk+dt@...nel.org,
conor+dt@...nel.org
Subject: Re: [PATCH 1/2] dt-bindings: i2c: add atciic100
On Fri, Feb 07, 2025 at 10:19:22AM +0800, Ben Zong-You Xie wrote:
> Document devicetree bindings for Andes I2C controller.
Explain what is the hardware... Here is Andes I2C
>
> Signed-off-by: Ben Zong-You Xie <ben717@...estech.com>
> ---
> .../bindings/i2c/andestech,i2c-atciic100.yaml | 40 +++++++++++++++++++
> MAINTAINERS | 5 +++
> 2 files changed, 45 insertions(+)
> create mode 100644 Documentation/devicetree/bindings/i2c/andestech,i2c-atciic100.yaml
>
> diff --git a/Documentation/devicetree/bindings/i2c/andestech,i2c-atciic100.yaml b/Documentation/devicetree/bindings/i2c/andestech,i2c-atciic100.yaml
> new file mode 100644
> index 000000000000..cf96a9186176
> --- /dev/null
> +++ b/Documentation/devicetree/bindings/i2c/andestech,i2c-atciic100.yaml
> @@ -0,0 +1,40 @@
> +# SPDX-License-Identifier: (GPL-2.0 OR BSD-2-Clause)
> +%YAML 1.2
> +---
> +$id: http://devicetree.org/schemas/pwm/andestech,atciic100.yaml#
> +$schema: http://devicetree.org/meta-schemas/core.yaml#
> +
> +title: Andes I2C Controller
Here as well
> +
> +maintainers:
> + - Ben Zong-You Xie <ben717@...estech.com>
> +
> +allOf:
> + - $ref: /schemas/i2c/i2c-controller.yaml#
> +
> +properties:
> + compatible:
> + const: andestech,atciic100
But here atciic100. This is all confusing. What is the SoC? What is the
name of this device?
Best regards,
Krzysztof
Powered by blists - more mailing lists