| lists.openwall.net | lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC | |
|
Open Source and information security mailing list archives
| ||
|
Message-Id: <20250210074604.2410783-1-niravkumar.l.rabara@intel.com>
Date: Mon, 10 Feb 2025 15:46:02 +0800
From: niravkumar.l.rabara@...el.com
To: Dinh Nguyen <dinguyen@...nel.org>,
Rob Herring <robh@...nel.org>,
Krzysztof Kozlowski <krzk+dt@...nel.org>,
Conor Dooley <conor+dt@...nel.org>,
niravkumar.l.rabara@...el.com,
nirav.rabara@...era.com,
devicetree@...r.kernel.org,
linux-kernel@...r.kernel.org
Subject: [PATCH v3 0/2] arm64: dts: socfpga: agilex5: add NAND daughter board
From: Niravkumar L Rabara <niravkumar.l.rabara@...el.com>
Agilex5 SoCFPGA devkit supports a separate NAND daughter board.
Document NAND daughter board compatible string and add board file.
Changes in v3:
* Document Agilex5 NAND daughter board and use that compatible
in the device tree.
link to v2:
- https://lore.kernel.org/all/20250205101318.1778757-1-niravkumar.l.rabara@intel.com/
Changes in v2:
* Use nand flash node name according to dt bindings to fix dt build warnings.
* Arrange node in sequence.
link to v1:
- https://lore.kernel.org/all/20250107084831.2750035-1-niravkumar.l.rabara@intel.com/
Niravkumar L Rabara (2):
dt-bindings: intel: document Agilex5 NAND daughter board
arm64: dts: socfpga: agilex5: add NAND daughter board
.../bindings/arm/intel,socfpga.yaml | 1 +
arch/arm64/boot/dts/intel/Makefile | 1 +
.../dts/intel/socfpga_agilex5_socdk_nand.dts | 89 +++++++++++++++++++
3 files changed, 91 insertions(+)
create mode 100644 arch/arm64/boot/dts/intel/socfpga_agilex5_socdk_nand.dts
--
2.25.1
Powered by blists - more mailing lists