[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-Id: <20250212004824.1011-5-wachiturroxd150@gmail.com>
Date: Wed, 12 Feb 2025 00:48:24 +0000
From: Denzeel Oliva <wachiturroxd150@...il.com>
To: krzk@...nel.org,
s.nawrocki@...sung.com,
cw00.choi@...sung.com,
alim.akhtar@...sung.com,
mturquette@...libre.com,
sboyd@...nel.org,
robh@...nel.org,
conor+dt@...nel.org,
andi.shyti@...nel.org,
igor.belwon@...tallysanemainliners.org,
linux-samsung-soc@...r.kernel.org,
linux-clk@...r.kernel.org,
devicetree@...r.kernel.org,
linux-arm-kernel@...ts.infradead.org,
linux-kernel@...r.kernel.org,
linux-i2c@...r.kernel.org
Cc: Denzeel Oliva <wachiturroxd150@...il.com>
Subject: [PATCH v2 4/4] arm64: dts: exyno990: enable cmu-peric0/1 clock controller
Enable the cmu-peric0/1 clock controller. It feeds USI and I2C.
Signed-off-by: Denzeel Oliva <wachiturroxd150@...il.com>
---
arch/arm64/boot/dts/exynos/exynos990.dtsi | 22 ++++++++++++++++++++++
1 file changed, 22 insertions(+)
diff --git a/arch/arm64/boot/dts/exynos/exynos990.dtsi b/arch/arm64/boot/dts/exynos/exynos990.dtsi
index dd7f99f51..843587b17 100644
--- a/arch/arm64/boot/dts/exynos/exynos990.dtsi
+++ b/arch/arm64/boot/dts/exynos/exynos990.dtsi
@@ -231,12 +231,34 @@ pinctrl_peric0: pinctrl@...30000 {
interrupts = <GIC_SPI 392 IRQ_TYPE_LEVEL_HIGH>;
};
+ cmu_peric0: clock-controller@...00000 {
+ compatible = "samsung,exynos990-cmu-peric0";
+ reg = <0x10400000 0x8000>;
+ #clock-cells = <1>;
+
+ clocks = <&oscclk>,
+ <&cmu_top CLK_DOUT_CMU_PERIC0_BUS>,
+ <&cmu_top CLK_DOUT_CMU_PERIC0_IP>;
+ clock-names = "oscclk", "bus", "ip";
+ };
+
pinctrl_peric1: pinctrl@...30000 {
compatible = "samsung,exynos990-pinctrl";
reg = <0x10730000 0x1000>;
interrupts = <GIC_SPI 417 IRQ_TYPE_LEVEL_HIGH>;
};
+ cmu_peric1: clock-controller@...00000 {
+ compatible = "samsung,exynos990-cmu-peric1";
+ reg = <0x10700000 0x8000>;
+ #clock-cells = <1>;
+
+ clocks = <&oscclk>,
+ <&cmu_top CLK_DOUT_CMU_PERIC1_BUS>,
+ <&cmu_top CLK_DOUT_CMU_PERIC1_IP>;
+ clock-names = "oscclk", "bus", "ip";
+ };
+
cmu_hsi0: clock-controller@...00000 {
compatible = "samsung,exynos990-cmu-hsi0";
reg = <0x10a00000 0x8000>;
--
2.48.1
Powered by blists - more mailing lists