lists.openwall.net   lists  /  announce  owl-users  owl-dev  john-users  john-dev  passwdqc-users  yescrypt  popa3d-users  /  oss-security  kernel-hardening  musl  sabotage  tlsify  passwords  /  crypt-dev  xvendor  /  Bugtraq  Full-Disclosure  linux-kernel  linux-netdev  linux-ext4  linux-hardening  linux-cve-announce  PHC 
Open Source and information security mailing list archives
 
Hash Suite: Windows password security audit tool. GUI, reports in PDF.
[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <6875f457-1caa-4c0c-99f6-681922a01933@roeck-us.net>
Date: Wed, 12 Feb 2025 18:03:40 -0800
From: Guenter Roeck <linux@...ck-us.net>
To: Sangwook Shin <sw617.shin@...sung.com>, krzk@...nel.org,
 alim.akhtar@...sung.com, wim@...ux-watchdog.org
Cc: linux-arm-kernel@...ts.infradead.org, linux-samsung-soc@...r.kernel.org,
 linux-watchdog@...r.kernel.org, linux-kernel@...r.kernel.org,
 Kyunghwan Seo <khwan.seo@...sung.com>
Subject: Re: [PATCH] watchdog: s3c2410_wdt: Fix PMU register bits for
 ExynosAutoV920 SoC

On 2/12/25 16:41, Sangwook Shin wrote:
> From: Kyunghwan Seo <khwan.seo@...sung.com>
> 
> Fix the PMU register bits for the ExynosAutoV920 SoC.
> This SoC has different bit information compared to its previous
> version, ExynosAutoV9, and we have made the necessary adjustments.
> 
> rst_stat_bit:
>      - ExynosAutoV920 cl0 : 0
>      - ExynosAutoV920 cl1 : 1
> 
> cnt_en_bit:
>      - ExynosAutoV920 cl0 : 8
>      - ExynosAutoV920 cl1 : 8
> 
> Signed-off-by: Kyunghwan Seo <khwan.seo@...sung.com>
> Signed-off-by: Sangwook Shin <sw617.shin@...sung.com>

Reviewed-by: Guenter Roeck <linux@...ck-us.net>


Powered by blists - more mailing lists

Powered by Openwall GNU/*/Linux Powered by OpenVZ