| lists.openwall.net | lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC | |
|
Open Source and information security mailing list archives
| ||
|
Message-ID: <173986943482.10177.16197758003555178082.tip-bot2@tip-bot2> Date: Tue, 18 Feb 2025 09:03:54 -0000 From: "tip-bot2 for Anup Patel" <tip-bot2@...utronix.de> To: linux-tip-commits@...r.kernel.org Cc: Anup Patel <apatel@...tanamicro.com>, Thomas Gleixner <tglx@...utronix.de>, x86@...nel.org, linux-kernel@...r.kernel.org Subject: [tip: irq/drivers] RISC-V: Select CONFIG_GENERIC_PENDING_IRQ The following commit has been merged into the irq/drivers branch of tip: Commit-ID: 213ea5f92da586fe137dfa55004ed0f7706cfae5 Gitweb: https://git.kernel.org/tip/213ea5f92da586fe137dfa55004ed0f7706cfae5 Author: Anup Patel <apatel@...tanamicro.com> AuthorDate: Mon, 17 Feb 2025 14:26:52 +05:30 Committer: Thomas Gleixner <tglx@...utronix.de> CommitterDate: Tue, 18 Feb 2025 09:51:01 +01:00 RISC-V: Select CONFIG_GENERIC_PENDING_IRQ Enable CONFIG_GENERIC_PENDING_IRQ for RISC-V so that RISC-V interrupt chips can support delayed interrupt mirgration in interrupt context. Signed-off-by: Anup Patel <apatel@...tanamicro.com> Signed-off-by: Thomas Gleixner <tglx@...utronix.de> Link: https://lore.kernel.org/all/20250217085657.789309-7-apatel@ventanamicro.com --- arch/riscv/Kconfig | 1 + 1 file changed, 1 insertion(+) diff --git a/arch/riscv/Kconfig b/arch/riscv/Kconfig index 7612c52..a32f397 100644 --- a/arch/riscv/Kconfig +++ b/arch/riscv/Kconfig @@ -111,6 +111,7 @@ config RISCV select GENERIC_IRQ_SHOW select GENERIC_IRQ_SHOW_LEVEL select GENERIC_LIB_DEVMEM_IS_ALLOWED + select GENERIC_PENDING_IRQ if SMP select GENERIC_PCI_IOMAP select GENERIC_PTDUMP if MMU select GENERIC_SCHED_CLOCK
Powered by blists - more mailing lists