linux-kernel - Re: [PATCH v2 04/16] dt-bindings: display/msm: dsi-controller-main: Add SM8750

lists.openwall.net		lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC
Open Source and information security mailing list archives

Hash Suite: Windows password security audit tool. GUI, reports in PDF.

[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]

Message-ID: <174000729541.3163430.2531640843485250752.robh@kernel.org>
Date: Wed, 19 Feb 2025 17:21:36 -0600
From: "Rob Herring (Arm)" <robh@...nel.org>
To: Krzysztof Kozlowski <krzysztof.kozlowski@...aro.org>
Cc: Dmitry Baryshkov <dmitry.baryshkov@...aro.org>,
	Krzysztof Kozlowski <krzk+dt@...nel.org>,
	Marijn Suijten <marijn.suijten@...ainline.org>,
	Jonathan Marek <jonathan@...ek.ca>,
	Maarten Lankhorst <maarten.lankhorst@...ux.intel.com>,
	freedreno@...ts.freedesktop.org, Rob Clark <robdclark@...il.com>,
	Srini Kandagatla <srinivas.kandagatla@...aro.org>,
	Conor Dooley <conor+dt@...nel.org>,
	Thomas Zimmermann <tzimmermann@...e.de>,
	Sean Paul <sean@...rly.run>, Kuogee Hsieh <quic_khsieh@...cinc.com>,
	David Airlie <airlied@...il.com>,
	Abhinav Kumar <quic_abhinavk@...cinc.com>,
	dri-devel@...ts.freedesktop.org, linux-arm-msm@...r.kernel.org,
	devicetree@...r.kernel.org, Maxime Ripard <mripard@...nel.org>,
	Krishna Manikandan <quic_mkrishn@...cinc.com>,
	Neil Armstrong <neil.armstrong@...aro.org>,
	linux-kernel@...r.kernel.org, Simona Vetter <simona@...ll.ch>
Subject: Re: [PATCH v2 04/16] dt-bindings: display/msm: dsi-controller-main:
 Add SM8750


On Mon, 17 Feb 2025 17:41:25 +0100, Krzysztof Kozlowski wrote:
> Add DSI controller for Qualcomm SM8750 SoC which is quite different from
> previous (SM8650) generation.
> 
> It does not allow the display clock controller clocks like "byte" and
> "pixel" to be reparented to DSI PHY PLLs while the DSI PHY PLL is not
> configured (not prepared, rate not set).  Therefore
> assigned-clock-parents are not working here and driver is responsible
> for reparenting clocks with proper procedure.  These clocks are now
> inputs to the DSI controller device.
> 
> Except that SM8750 DSI comes with several differences, new blocks and
> changes in registers, making it incompatible with SM8650.
> 
> Signed-off-by: Krzysztof Kozlowski <krzysztof.kozlowski@...aro.org>
> ---
>  .../bindings/display/msm/dsi-controller-main.yaml  | 54 ++++++++++++++++++++--
>  1 file changed, 49 insertions(+), 5 deletions(-)
> 

Reviewed-by: Rob Herring (Arm) <robh@...nel.org>