lists.openwall.net   lists  /  announce  owl-users  owl-dev  john-users  john-dev  passwdqc-users  yescrypt  popa3d-users  /  oss-security  kernel-hardening  musl  sabotage  tlsify  passwords  /  crypt-dev  xvendor  /  Bugtraq  Full-Disclosure  linux-kernel  linux-netdev  linux-ext4  linux-hardening  linux-cve-announce  PHC 
Open Source and information security mailing list archives
 
Hash Suite: Windows password security audit tool. GUI, reports in PDF.
[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <a7df160add1563a69573e00af44caf8bb73f520b.camel@codeconstruct.com.au>
Date: Wed, 19 Feb 2025 11:42:51 +1030
From: Andrew Jeffery <andrew@...econstruct.com.au>
To: Heyi Guo <guoheyi@...ux.alibaba.com>, devicetree@...r.kernel.org, 
	linux-arm-kernel@...ts.infradead.org, linux-aspeed@...ts.ozlabs.org, 
	linux-kernel@...r.kernel.org, linux-watchdog@...r.kernel.org
Cc: Rob Herring <robh@...nel.org>, Krzysztof Kozlowski <krzk+dt@...nel.org>,
  Conor Dooley <conor+dt@...nel.org>, Joel Stanley <joel@....id.au>
Subject: Re: [PATCH 2/2] ARM: dts: aspeed: aspeed-g6.dtsi: enable IRQ for
 watchdogs

Hi Heyi,

On Tue, 2025-02-18 at 11:16 +0800, Heyi Guo wrote:
> To finally enable watchdog pretimeout function.
> 
> Signed-off-by: Heyi Guo <guoheyi@...ux.alibaba.com>
> 
> Cc: Rob Herring <robh@...nel.org>
> Cc: Krzysztof Kozlowski <krzk+dt@...nel.org>
> Cc: Conor Dooley <conor+dt@...nel.org>
> Cc: Joel Stanley <joel@....id.au>
> Cc: Andrew Jeffery <andrew@...econstruct.com.au>
> ---
>  arch/arm/boot/dts/aspeed/aspeed-g6.dtsi | 4 ++++
>  1 file changed, 4 insertions(+)
> 
> diff --git a/arch/arm/boot/dts/aspeed/aspeed-g6.dtsi
> b/arch/arm/boot/dts/aspeed/aspeed-g6.dtsi
> index 8ed715bd53aa..ef7ced285c44 100644
> --- a/arch/arm/boot/dts/aspeed/aspeed-g6.dtsi
> +++ b/arch/arm/boot/dts/aspeed/aspeed-g6.dtsi
> @@ -538,23 +538,27 @@ uart5: serial@...84000 {
>                         wdt1: watchdog@...85000 {
>                                 compatible = "aspeed,ast2600-wdt";
>                                 reg = <0x1e785000 0x40>;
> +                               interrupts = <GIC_SPI 24
> IRQ_TYPE_LEVEL_HIGH>;

The binding will need an update to allow 'interrupts' as an optional
property.

Andrew

Powered by blists - more mailing lists

Powered by Openwall GNU/*/Linux Powered by OpenVZ