[<prev] [next>] [<thread-prev] [day] [month] [year] [list]
Message-ID: <20250224-enable-trng-for-qcs615-v1-2-3243eb7d345a@quicinc.com>
Date: Mon, 24 Feb 2025 15:20:09 +0530
From: Abhinaba Rakshit <quic_arakshit@...cinc.com>
To: Herbert Xu <herbert@...dor.apana.org.au>,
"David S. Miller"
<davem@...emloft.net>,
Rob Herring <robh@...nel.org>,
Krzysztof Kozlowski
<krzk+dt@...nel.org>,
Conor Dooley <conor+dt@...nel.org>, Vinod Koul
<vkoul@...nel.org>,
Bjorn Andersson <andersson@...nel.org>,
Konrad Dybcio
<konradybcio@...nel.org>
CC: <linux-arm-msm@...r.kernel.org>, <linux-crypto@...r.kernel.org>,
<devicetree@...r.kernel.org>, <linux-kernel@...r.kernel.org>,
"Abhinaba
Rakshit" <quic_arakshit@...cinc.com>
Subject: [PATCH 2/2] arm64: dts: qcom: qcs615: add TRNG node
The qcs615 SoC has a True Random Number Generator, add the node
with the correct compatible set.
Signed-off-by: Abhinaba Rakshit <quic_arakshit@...cinc.com>
---
arch/arm64/boot/dts/qcom/qcs615.dtsi | 5 +++++
1 file changed, 5 insertions(+)
diff --git a/arch/arm64/boot/dts/qcom/qcs615.dtsi b/arch/arm64/boot/dts/qcom/qcs615.dtsi
index f4abfad474ea62dea13d05eb874530947e1e8d3e..ab0bf68fdd8c2e223c242f70e779a3d9374292ea 100644
--- a/arch/arm64/boot/dts/qcom/qcs615.dtsi
+++ b/arch/arm64/boot/dts/qcom/qcs615.dtsi
@@ -973,6 +973,11 @@ &mc_virt SLAVE_EBI1 QCOM_ICC_TAG_ALWAYS>,
};
};
+ rng@...000 {
+ compatible = "qcom,qcs615-trng", "qcom,trng";
+ reg = <0x0 0x00793000 0x0 0x1000>;
+ };
+
config_noc: interconnect@...0000 {
reg = <0x0 0x01500000 0x0 0x5080>;
compatible = "qcom,qcs615-config-noc";
--
2.34.1
Powered by blists - more mailing lists