linux-kernel - pci: acpi: Query on ACPI Device Tree Representation and Enumeration for Xilinx FPGA PCIe Endpoint functions

lists.openwall.net		lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC
Open Source and information security mailing list archives

Hash Suite: Windows password security audit tool. GUI, reports in PDF.

[<prev] [next>] [thread-next>] [day] [month] [year] [list]

Message-ID: <CAHhAz+gUOK4Bn5ijO0H1b5=EtvD5W4GpOTtjP0--yVToNpkEDA@mail.gmail.com>
Date: Thu, 27 Feb 2025 19:25:32 +0530
From: Muni Sekhar <munisekharrms@...il.com>
To: linux-pci@...r.kernel.org, linux-acpi@...r.kernel.org
Cc: LKML <linux-kernel@...r.kernel.org>, 
	kernelnewbies <kernelnewbies@...nelnewbies.org>
Subject: pci: acpi: Query on ACPI Device Tree Representation and Enumeration
 for Xilinx FPGA PCIe Endpoint functions

Hi all,

I am currently working on a project involving a Xilinx FPGA connected
to an x86 CPU via a PCIe root port. The Xilinx FPGA functions as a
PCIe endpoint with single function capability and is programmed to
emulate the Soundwire Master controller. It can be dynamically
reprogrammed to emulate other interfaces as needed. Essentially, the
FPGA emulates an interface and connects to the CPU via the PCIe bus.

Given this setup, the BIOS does not have prior knowledge of the
function implemented in the Xilinx FPGA PCIe endpoint. I have a couple
of questions regarding this configuration:

Is it possible to define an ACPI Device Tree representation for this
type of hardware setup?
Can we achieve ACPI-based device enumeration with this configuration?

I would greatly appreciate any guidance or references to documentation
that could help us achieve this.

Thank you for your time and assistance.

-- 
Thanks,
Sekhar