[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <20250227045236.2830419-1-liujianfeng1994@gmail.com>
Date: Thu, 27 Feb 2025 12:52:36 +0800
From: Jianfeng Liu <liujianfeng1994@...il.com>
To: peter.chen@...tech.com
Cc: arnd@...db.de,
catalin.marinas@....com,
cix-kernel-upstream@...tech.com,
conor+dt@...nel.org,
devicetree@...r.kernel.org,
krzk+dt@...nel.org,
linux-arm-kernel@...ts.infradead.org,
linux-kernel@...r.kernel.org,
marcin@...zkiewicz.com.pl,
robh@...nel.org,
will@...nel.org
Subject: Re: [PATCH v2 0/6] arm64: Introduce CIX P1 (SKY1) SoC
Hi Peter,
I'm really happy to see the linux mainline upstream work sent. And I have
also reveived radxa orion o6 before the Chinese new year. I have heard
that CIX is testing vendor kernel with ACPI. And now the mainline upstream
work is based on devicetree. I want to know what the upstream work of CIX
would go in the future, are we going to toggle to ACPI instead of
devicetree?
And it would be good to let outsiders know the plan/roadmap of upstream.
For example collaboara is doing good job on upstreaming rockchip[1][2] and
mediatek[3] socs.
[1] https://gitlab.collabora.com/hardware-enablement/rockchip-3588/notes-for-rockchip-3588/-/blob/main/mainline-status.md
[2] https://gitlab.collabora.com/hardware-enablement/rockchip-3588/notes-for-rockchip-3576/-/blob/main/mainline-status.md?ref_type=heads
[3] https://gitlab.collabora.com/mediatek/aiot/wiki/-/blob/main/mainline-status.md
Best regards,
Jianfeng
Powered by blists - more mailing lists