lists.openwall.net   lists  /  announce  owl-users  owl-dev  john-users  john-dev  passwdqc-users  yescrypt  popa3d-users  /  oss-security  kernel-hardening  musl  sabotage  tlsify  passwords  /  crypt-dev  xvendor  /  Bugtraq  Full-Disclosure  linux-kernel  linux-netdev  linux-ext4  linux-hardening  linux-cve-announce  PHC 
Open Source and information security mailing list archives
 
Hash Suite: Windows password security audit tool. GUI, reports in PDF.
[<prev] [next>] [<thread-prev] [day] [month] [year] [list]
Message-ID: <d8e04cf2-afb9-dead-f7c2-297c66969081@linux.intel.com>
Date: Tue, 4 Mar 2025 15:05:24 +0200 (EET)
From: Ilpo Järvinen <ilpo.jarvinen@...ux.intel.com>
To: Paolo Abeni <pabeni@...hat.com>
cc: Hans de Goede <hdegoede@...hat.com>, x86@...nel.org, 
    LKML <linux-kernel@...r.kernel.org>, Netdev <netdev@...r.kernel.org>, 
    platform-driver-x86@...r.kernel.org, 
    linux-stm32@...md-mailman.stormreply.com, 
    linux-arm-kernel@...ts.infradead.org, 
    Choong Yong Liang <yong.liang.choong@...ux.intel.com>, 
    Simon Horman <horms@...nel.org>, Jose Abreu <joabreu@...opsys.com>, 
    Jose Abreu <Jose.Abreu@...opsys.com>, 
    David E Box <david.e.box@...ux.intel.com>, 
    Thomas Gleixner <tglx@...utronix.de>, 
    Rajneesh Bhardwaj <irenic.rajneesh@...il.com>, 
    Ingo Molnar <mingo@...hat.com>, Borislav Petkov <bp@...en8.de>, 
    Dave Hansen <dave.hansen@...ux.intel.com>, 
    "H . Peter Anvin" <hpa@...or.com>, David E Box <david.e.box@...el.com>, 
    Andrew Lunn <andrew+netdev@...n.ch>, 
    "David S . Miller" <davem@...emloft.net>, 
    Eric Dumazet <edumazet@...gle.com>, Jakub Kicinski <kuba@...nel.org>, 
    Heiner Kallweit <hkallweit1@...il.com>, 
    Maxime Coquelin <mcoquelin.stm32@...il.com>, 
    Richard Cochran <richardcochran@...il.com>, 
    Alexandre Torgue <alexandre.torgue@...s.st.com>, 
    Jiawen Wu <jiawenwu@...stnetic.com>, 
    Mengyuan Lou <mengyuanlou@...-swift.com>, 
    Russell King <linux@...linux.org.uk>, 
    Serge Semin <fancer.lancer@...il.com>
Subject: Re: [PATCH net-next v9 3/6] arch: x86: add IPC mailbox accessor
 function and add SoC register access

On Tue, 4 Mar 2025, Paolo Abeni wrote:

> On 2/27/25 1:15 PM, Choong Yong Liang wrote:
> > From: "David E. Box" <david.e.box@...ux.intel.com>
> > 
> > - Exports intel_pmc_ipc() for host access to the PMC IPC mailbox
> > - Enables the host to access specific SoC registers through the PMC
> > firmware using IPC commands. This access method is necessary for
> > registers that are not available through direct Memory-Mapped I/O (MMIO),
> > which is used for other accessible parts of the PMC.
> > 
> > Signed-off-by: David E. Box <david.e.box@...ux.intel.com>
> > Signed-off-by: Chao Qin <chao.qin@...el.com>
> > Signed-off-by: Choong Yong Liang <yong.liang.choong@...ux.intel.com>
> 
> Hans, Ilpo, are you ok with this patch going through the netdev/net-next
> tree?

Yes, it you can merge it through netdev trees.

The function added into the header is a bit large on footprint front but 
there are not that many callers so I guess it's okay.

Acked-by: Ilpo Järvinen <ilpo.jarvinen@...ux.intel.com>


-- 
 i.

Powered by blists - more mailing lists

Powered by Openwall GNU/*/Linux Powered by OpenVZ