[<prev] [next>] [<thread-prev] [day] [month] [year] [list]
Message-ID: <oeu6wkfhx2masvendoweoufzit6dcwwer5bakzvg75dz3uc4bj@bwuj4slnb24e>
Date: Wed, 5 Mar 2025 22:39:19 +0200
From: Dmitry Baryshkov <dmitry.baryshkov@...aro.org>
To: George Moussalem <george.moussalem@...look.com>
Cc: linux-arm-msm@...r.kernel.org, linux-kernel@...r.kernel.org,
linux-pci@...r.kernel.org, linux-phy@...ts.infradead.org, andersson@...nel.org,
bhelgaas@...gle.com, conor+dt@...nel.org, devicetree@...r.kernel.org,
kishon@...nel.org, konradybcio@...nel.org, krzk+dt@...nel.org, kw@...ux.com,
lpieralisi@...nel.org, manivannan.sadhasivam@...aro.org, p.zabel@...gutronix.de,
quic_nsekar@...cinc.com, robh@...nel.org, robimarko@...il.com, vkoul@...nel.org,
quic_srichara@...cinc.com
Subject: Re: [PATCH v3 2/6] phy: qualcomm: qcom-uniphy-pcie 28LP add support
for IPQ5018
On Wed, Mar 05, 2025 at 05:41:27PM +0400, George Moussalem wrote:
> From: Sricharan Ramabadhran <quic_srichara@...cinc.com>
>
> From: Nitheesh Sekar <quic_nsekar@...cinc.com>
Something is wrong here. There can't be two authors for the patch.
LGTM otherwise
>
> The Qualcomm UNIPHY PCIe PHY 28LP is found on both IPQ5332 and IPQ5018.
> Adding the PHY init sequence, pipe clock rate, and compatible for IPQ5018.
>
> Signed-off-by: Nitheesh Sekar <quic_nsekar@...cinc.com>
> Signed-off-by: Sricharan Ramabadhran <quic_srichara@...cinc.com>
> Signed-off-by: George Moussalem <george.moussalem@...look.com>
> ---
> .../phy/qualcomm/phy-qcom-uniphy-pcie-28lp.c | 45 +++++++++++++++++++
> 1 file changed, 45 insertions(+)
>
--
With best wishes
Dmitry
Powered by blists - more mailing lists