linux-kernel - Re: [PATCH v1] arm64: dts: imx95: Correct the range of PCIe app-reg region

lists.openwall.net		lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC
Open Source and information security mailing list archives

Hash Suite: Windows password security audit tool. GUI, reports in PDF.

[<prev] [next>] [<thread-prev] [day] [month] [year] [list]

Message-ID: <Z9Q6I2roECiCkXG9@lizhi-Precision-Tower-5810>
Date: Fri, 14 Mar 2025 10:16:03 -0400
From: Frank Li <Frank.li@....com>
To: Richard Zhu <hongxing.zhu@....com>
Cc: robh@...nel.org, krzk+dt@...nel.org, conor+dt@...nel.org,
	shawnguo@...nel.org, s.hauer@...gutronix.de, festevam@...il.com,
	kernel@...gutronix.de, devicetree@...r.kernel.org,
	imx@...ts.linux.dev, linux-arm-kernel@...ts.infradead.org,
	linux-kernel@...r.kernel.org
Subject: Re: [PATCH v1] arm64: dts: imx95: Correct the range of PCIe app-reg
 region

On Fri, Mar 14, 2025 at 02:01:04PM +0800, Richard Zhu wrote:
> Correct the range of PCIe app-reg region from 0x2000 to 0x4000 refer to
> SerDes_SS memory map of i.MX95 Rerference Manual.
>
> Fixes: 3b1d5deb29ff ("arm64: dts: imx95: add pcie[0,1] and pcie-ep[0,1] support")
> Signed-off-by: Richard Zhu <hongxing.zhu@....com>

Reviewed-by: Frank Li <Frank.Li@....com>

> ---
>  arch/arm64/boot/dts/freescale/imx95.dtsi | 8 ++++----
>  1 file changed, 4 insertions(+), 4 deletions(-)
>
> diff --git a/arch/arm64/boot/dts/freescale/imx95.dtsi b/arch/arm64/boot/dts/freescale/imx95.dtsi
> index 6b8470cb3461..0e6a9e639d76 100644
> --- a/arch/arm64/boot/dts/freescale/imx95.dtsi
> +++ b/arch/arm64/boot/dts/freescale/imx95.dtsi
> @@ -1542,7 +1542,7 @@ pcie0: pcie@...00000 {
>  			reg = <0 0x4c300000 0 0x10000>,
>  			      <0 0x60100000 0 0xfe00000>,
>  			      <0 0x4c360000 0 0x10000>,
> -			      <0 0x4c340000 0 0x2000>;
> +			      <0 0x4c340000 0 0x4000>;
>  			reg-names = "dbi", "config", "atu", "app";
>  			ranges = <0x81000000 0x0 0x00000000 0x0 0x6ff00000 0 0x00100000>,
>  				 <0x82000000 0x0 0x10000000 0x9 0x10000000 0 0x10000000>;
> @@ -1582,7 +1582,7 @@ pcie0_ep: pcie-ep@...00000 {
>  			reg = <0 0x4c300000 0 0x10000>,
>  			      <0 0x4c360000 0 0x1000>,
>  			      <0 0x4c320000 0 0x1000>,
> -			      <0 0x4c340000 0 0x2000>,
> +			      <0 0x4c340000 0 0x4000>,
>  			      <0 0x4c370000 0 0x10000>,
>  			      <0x9 0 1 0>;
>  			reg-names = "dbi","atu", "dbi2", "app", "dma", "addr_space";
> @@ -1609,7 +1609,7 @@ pcie1: pcie@...80000 {
>  			reg = <0 0x4c380000 0 0x10000>,
>  			      <8 0x80100000 0 0xfe00000>,
>  			      <0 0x4c3e0000 0 0x10000>,
> -			      <0 0x4c3c0000 0 0x2000>;
> +			      <0 0x4c3c0000 0 0x4000>;
>  			reg-names = "dbi", "config", "atu", "app";
>  			ranges = <0x81000000 0 0x00000000 0x8 0x8ff00000 0 0x00100000>,
>  				 <0x82000000 0 0x10000000 0xa 0x10000000 0 0x10000000>;
> @@ -1649,7 +1649,7 @@ pcie1_ep: pcie-ep@...80000 {
>  			reg = <0 0x4c380000 0 0x10000>,
>  			      <0 0x4c3e0000 0 0x1000>,
>  			      <0 0x4c3a0000 0 0x1000>,
> -			      <0 0x4c3c0000 0 0x2000>,
> +			      <0 0x4c3c0000 0 0x4000>,
>  			      <0 0x4c3f0000 0 0x10000>,
>  			      <0xa 0 1 0>;
>  			reg-names = "dbi", "atu", "dbi2", "app", "dma", "addr_space";
> --
> 2.37.1
>