[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <fdd969cb-aa2d-4d55-949e-e2631757221e@lunn.ch>
Date: Tue, 18 Mar 2025 15:08:24 +0100
From: Andrew Lunn <andrew@...n.ch>
To: Rajaganesh Rathinasabapathi <Rajaganesh.Rathinasabapathi@....com>
Cc: devicetree@...r.kernel.org, openbmc@...ts.ozlabs.org, joel@....id.au,
andrew@...econstruct.com.au, robh+dt@...nel.org, krzk+dt@...nel.org,
conor+dt@...nel.org, linux-arm-kernel@...ts.infradead.org,
linux-aspeed@...ts.ozlabs.org, linux-kernel@...r.kernel.org,
Supreeth Venkatesh <supreeth.venkatesh@....com>
Subject: Re: [PATCH v3 2/2] ARM:dts:aspeed: Initial device tree for AMD Onyx
Platform
> +&mac3 {
> + status = "okay";
> + phy-mode = "rgmii";
Does the PCB have extra long clock lines to insert the 2ns RGMII
delay? Or are you another victim of aspeeds broken MAC/SCU driver?
Andrew
Powered by blists - more mailing lists