[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <40eb446b-6531-4a73-b47b-55e609fb4d64@kernel.org>
Date: Tue, 18 Mar 2025 20:28:25 +0100
From: Krzysztof Kozlowski <krzk@...nel.org>
To: Peter Griffin <peter.griffin@...aro.org>,
Sylwester Nawrocki <s.nawrocki@...sung.com>,
Alim Akhtar <alim.akhtar@...sung.com>,
Linus Walleij <linus.walleij@...aro.org>
Cc: linux-arm-kernel@...ts.infradead.org, linux-samsung-soc@...r.kernel.org,
linux-gpio@...r.kernel.org, linux-kernel@...r.kernel.org,
andre.draszik@...aro.org, tudor.ambarus@...aro.org, willmcvicker@...gle.com,
semen.protsenko@...aro.org, kernel-team@...roid.com,
jaewon02.kim@...sung.com, stable@...r.kernel.org
Subject: Re: [PATCH v5 1/5] pinctrl: samsung: add support for
eint_fltcon_offset
On 12/03/2025 22:58, Peter Griffin wrote:
> On gs101 SoC the fltcon0 (filter configuration 0) offset
> isn't at a fixed offset like previous SoCs as the fltcon1
> register only exists when there are more than 4 pins in the
> bank.
>
> Add a eint_fltcon_offset and new GS101_PIN_BANK_EINT*
> macros that take an additional fltcon_offs variable.
>
> This can then be used in suspend/resume callbacks to
> save and restore the fltcon0 and fltcon1 registers.
>
> Fixes: 4a8be01a1a7a ("pinctrl: samsung: Add gs101 SoC pinctrl configuration")
> Cc: stable@...r.kernel.org
> Reviewed-by: André Draszik <andre.draszik@...aro.org>
> Signed-off-by: Peter Griffin <peter.griffin@...aro.org>
> ---
Please rebase on next and send incremental patch fixing previous, if needed.
Best regards,
Krzysztof
Powered by blists - more mailing lists