linux-kernel - [PATCH v4 0/2] x86: Prepare for new Intel Family numbers

lists.openwall.net		lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC
Open Source and information security mailing list archives

Hash Suite: Windows password security audit tool. GUI, reports in PDF.

[<prev] [next>] [thread-next>] [day] [month] [year] [list]

Message-ID: <20250318223828.2945651-1-sohil.mehta@intel.com>
Date: Tue, 18 Mar 2025 22:38:26 +0000
From: Sohil Mehta <sohil.mehta@...el.com>
To: x86@...nel.org,
	Ingo Molnar <mingo@...hat.com>,
	Kan Liang <kan.liang@...ux.intel.com>
Cc: Dave Hansen <dave.hansen@...ux.intel.com>,
	Tony Luck <tony.luck@...el.com>,
	Peter Zijlstra <peterz@...radead.org>,
	Arnaldo Carvalho de Melo <acme@...nel.org>,
	Namhyung Kim <namhyung@...nel.org>,
	Mark Rutland <mark.rutland@....com>,
	Alexander Shishkin <alexander.shishkin@...ux.intel.com>,
	Jiri Olsa <jolsa@...nel.org>,
	Ian Rogers <irogers@...gle.com>,
	Adrian Hunter <adrian.hunter@...el.com>,
	Thomas Gleixner <tglx@...utronix.de>,
	Borislav Petkov <bp@...en8.de>,
	"H . Peter Anvin" <hpa@...or.com>,
	"Rafael J . Wysocki" <rafael@...nel.org>,
	Len Brown <lenb@...nel.org>,
	Andy Lutomirski <luto@...nel.org>,
	Viresh Kumar <viresh.kumar@...aro.org>,
	Jean Delvare <jdelvare@...e.com>,
	Guenter Roeck <linux@...ck-us.net>,
	Zhang Rui <rui.zhang@...el.com>,
	Andrew Cooper <andrew.cooper3@...rix.com>,
	Dapeng Mi <dapeng1.mi@...ux.intel.com>,
	Sohil Mehta <sohil.mehta@...el.com>,
	linux-perf-users@...r.kernel.org,
	linux-kernel@...r.kernel.org
Subject: [PATCH v4 0/2] x86: Prepare for new Intel Family numbers

---Summary---
Mainstream Intel processors have been using Family 6 for a couple of decades.
This series is an audit of all the arch/x86 Intel Family-model checks to get
ready for the upcoming Family 18 and 19 models. It also converts one of the
last remaining Intel-specific x86_model checks to VFM ones.

Most of the patches were picked up from the v3 series and applied to tip.
This series contains the remaining perf/x86 patches rebased on tip:x86/cpu.

---v4 changes---
* Addressed comments from Kan Liang.
* Picked up Kan Liang's review tags.
* Rebased on top of tip:x86/cpu.

---Previous versions---
Refer to the v2 cover letter for more background.

v3: https://lore.kernel.org/lkml/20250219184133.816753-1-sohil.mehta@intel.com/
v2: https://lore.kernel.org/lkml/20250211194407.2577252-1-sohil.mehta@intel.com/
RFC-v1: https://lore.kernel.org/lkml/20241220213711.1892696-1-sohil.mehta@intel.com/

Sohil Mehta (2):
  perf/x86: Simplify Intel PMU initialization
  perf/x86/p4: Replace Pentium 4 model checks with VFM ones

 arch/x86/events/intel/core.c        | 14 ++++++++++----
 arch/x86/events/intel/p4.c          |  7 ++++---
 arch/x86/events/intel/p6.c          | 26 +++-----------------------
 arch/x86/include/asm/intel-family.h |  1 +
 4 files changed, 18 insertions(+), 30 deletions(-)


base-commit: 08d9bb5b0d89826fedc5204c8bd2463220465996
-- 
2.43.0