| lists.openwall.net | lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC | |
|
Open Source and information security mailing list archives
| ||
|
Message-ID: <20250320192731.GA750632-robh@kernel.org>
Date: Thu, 20 Mar 2025 14:27:31 -0500
From: Rob Herring <robh@...nel.org>
To: Matthew Gerlach <matthew.gerlach@...era.com>
Cc: krzk+dt@...nel.org, conor+dt@...nel.org, dinguyen@...nel.org,
bp@...en8.de, tony.luck@...el.com, james.morse@....com,
mchehab@...nel.org, rric@...nel.org, devicetree@...r.kernel.org,
linux-kernel@...r.kernel.org, linux-edac@...r.kernel.org
Subject: Re: [PATCH 1/4] dt-bindings: edac: altera-s10: Convert to YAML
On Thu, Mar 20, 2025 at 09:46:19AM -0700, Matthew Gerlach wrote:
> Convert the device tree bindings for the Altera Stratix10 SoCFPGA ECC
> Manager from text to yaml. The hardware for the device tree subnodes
> have not changed since Arria10; so don't change the compatible strings
> to include "-s10-".
Nice to see this.
> Signed-off-by: Matthew Gerlach <matthew.gerlach@...era.com>
> ---
> .../edac/altr,socfpga-s10-ecc-manager.yaml | 228 ++++++++++++++++++
> .../bindings/edac/socfpga-eccmgr.txt | 150 ------------
> MAINTAINERS | 5 +
> 3 files changed, 233 insertions(+), 150 deletions(-)
> create mode 100644 Documentation/devicetree/bindings/edac/altr,socfpga-s10-ecc-manager.yaml
>
> diff --git a/Documentation/devicetree/bindings/edac/altr,socfpga-s10-ecc-manager.yaml b/Documentation/devicetree/bindings/edac/altr,socfpga-s10-ecc-manager.yaml
> new file mode 100644
> index 000000000000..ad057a63e88b
> --- /dev/null
> +++ b/Documentation/devicetree/bindings/edac/altr,socfpga-s10-ecc-manager.yaml
> @@ -0,0 +1,228 @@
> +# SPDX-License-Identifier: (GPL-2.0 OR BSD-2-Clause)
> +# Copyright (C) 2025 Altera Corporation
> +%YAML 1.2
> +---
> +$id: http://devicetree.org/schemas/altr,socfpga-s10-ecc-manager.yaml#
schemas/edac/...
> +$schema: http://devicetree.org/meta-schemas/core.yaml#
> +
> +title: Altera Stratix10 SoCFPGA ECC Manager (ARM64)
> +
> +maintainers:
> + - Matthew Gerlach <matthew.gerlach@...era.com
> +
> +description: |
Don't need '|'.
> + The Stratix10 implementation of the SoCFPGA ECC Manager counts and corrects
> + single bit errors. Double bit errors are treated as SErrors in ARM64. This
> + implementation requires access to registers only available to the Secure
> + Device Manager (SDM) via Secure Monitor Calls (SMC).
> +
> +properties:
> +
> + compatible:
> + items:
> + - const: altr,socfpga-s10-ecc-manager
> +
> + altr,sysmgr-syscon:
> + maxItems: 1
Vendor properties last (but before child nodes).
> +
> + "#address-cells":
> + const: 1
> +
> + "#size-cells":
> + const: 1
> +
> + interrupts:
> + maxItems: 1
> +
> + interrupt-controller: true
> +
> + "#interrupt-cells":
> + const: 2
> +
> + ranges: true
> +
> + sdramedac:
> + type: object
> + additionalProperties: false
blank line
> + properties:
> + compatible:
> + const: altr,sdram-edac-s10
blank line
> + altr,sdr-syscon:
> + $ref: /schemas/types.yaml#/definitions/phandle
> + description: phandle to SDRAM parent
blank line
> + interrupts:
> + maxItems: 1
blank line
And similar on the rest.
> + required:
> + - compatible
> + - altr,sdr-syscon
> + - interrupts
> +
> + ocram-ecc@...cc000:
> + type: object
> + additionalProperties: false
> + properties:
> + compatible:
> + items:
You can drop 'items' if there's only 1 entry.
> + - const: altr,socfpga-a10-ocram-ecc
> +
> + reg:
> + maxItems: 1
> + altr,ecc-parent:
> + $ref: /schemas/types.yaml#/definitions/phandle
> + description: phandle to OCRAM parent
> + interrupts:
> + maxItems: 1
> + required:
> + - compatible
> + - reg
> + - altr,ecc-parent
> + - interrupts
> +
> + usb0-ecc@...c4000:
> + type: object
> + additionalProperties: false
> + properties:
> + compatible:
> + items:
> + - const: altr,socfpga-usb-ecc
> + reg:
> + maxItems: 1
> + altr,ecc-parent:
> + $ref: /schemas/types.yaml#/definitions/phandle
> + description: phandle to USB parent
> + interrupts:
> + maxItems: 1
> + required:
> + - compatible
> + - reg
> + - altr,ecc-parent
> + - interrupts
> +
> + emac0-rx-ecc@...c0000:
> + type: object
> + additionalProperties: false
> + properties:
> + compatible:
> + items:
> + - const: altr,socfpga-eth-mac-ecc
> + reg:
> + maxItems: 1
> + altr,ecc-parent:
> + $ref: /schemas/types.yaml#/definitions/phandle
> + description: phandle to ethernet parent
> + interrupts:
> + maxItems: 1
> + required:
> + - compatible
> + - reg
> + - altr,ecc-parent
> + - interrupts
> +
> + emac0-tx-ecc@...c0400:
> + type: object
> + additionalProperties: false
> + properties:
> + compatible:
> + items:
> + - const: altr,socfpga-eth-mac-ecc
> + reg:
> + maxItems: 1
> + altr,ecc-parent:
> + $ref: /schemas/types.yaml#/definitions/phandle
> + description: phandle to ethernet parent
> + interrupts:
> + maxItems: 1
> + required:
> + - compatible
> + - reg
> + - altr,ecc-parent
> + - interrupts
> +
> + sdmmca-ecc@...c8c00:
> + type: object
> + additionalProperties: false
> + properties:
> + compatible:
> + items:
> + - const: altr,socfpga-sdmmc-ecc
> + reg:
> + maxItems: 1
> + altr,ecc-parent:
> + $ref: /schemas/types.yaml#/definitions/phandle
> + description: phandle to ethernet parent
> + interrupts:
> + maxItems: 2
> + required:
> + - compatible
> + - reg
> + - altr,ecc-parent
> + - interrupts
> +
> +required:
> + - compatible
> + - altr,sysmgr-syscon
> + - "#address-cells"
> + - "#size-cells"
> + - interrupts
> + - interrupt-controller
> + - "#interrupt-cells"
> + - ranges
> +
> +additionalProperties: false
> +
> +examples:
> + - |
> + #include <dt-bindings/interrupt-controller/arm-gic.h>
> + #include <dt-bindings/interrupt-controller/irq.h>
> + eccmgr {
> + compatible = "altr,socfpga-s10-ecc-manager";
> + altr,sysmgr-syscon = <&sysmgr>;
> + #address-cells = <1>;
> + #size-cells = <1>;
> + interrupts = <GIC_SPI 15 IRQ_TYPE_LEVEL_HIGH>;
> + interrupt-controller;
> + #interrupt-cells = <2>;
> + ranges;
> +
> + sdramedac {
> + compatible = "altr,sdram-edac-s10";
> + altr,sdr-syscon = <&sdr>;
> + interrupts = <16 IRQ_TYPE_LEVEL_HIGH>;
> + };
> +
> + ocram-ecc@...cc000 {
> + compatible = "altr,socfpga-a10-ocram-ecc";
> + reg = <0xff8cc000 0x100>;
> + altr,ecc-parent = <&ocram>;
> + interrupts = <1 IRQ_TYPE_LEVEL_HIGH>;
> + };
> +
> + usb0-ecc@...c4000 {
> + compatible = "altr,socfpga-usb-ecc";
> + reg = <0xff8c4000 0x100>;
> + altr,ecc-parent = <&usb0>;
> + interrupts = <2 IRQ_TYPE_LEVEL_HIGH>;
> + };
> +
> + emac0-rx-ecc@...c0000 {
> + compatible = "altr,socfpga-eth-mac-ecc";
> + reg = <0xff8c0000 0x100>;
> + altr,ecc-parent = <&gmac0>;
> + interrupts = <4 IRQ_TYPE_LEVEL_HIGH>;
> + };
> +
> + emac0-tx-ecc@...c0400 {
> + compatible = "altr,socfpga-eth-mac-ecc";
> + reg = <0xff8c0400 0x100>;
> + altr,ecc-parent = <&gmac0>;
> + interrupts = <5 IRQ_TYPE_LEVEL_HIGH>;
> + };
> +
> + sdmmca-ecc@...c8c00 {
> + compatible = "altr,socfpga-sdmmc-ecc";
> + reg = <0xff8c8c00 0x100>;
> + altr,ecc-parent = <&mmc>;
> + interrupts = <14 IRQ_TYPE_LEVEL_HIGH>,
> + <15 IRQ_TYPE_LEVEL_HIGH>;
> + };
> + };
Powered by blists - more mailing lists