[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <20250326-accurate-remarkable-caiman-a73cd6@krzk-bin>
Date: Wed, 26 Mar 2025 09:13:36 +0100
From: Krzysztof Kozlowski <krzk@...nel.org>
To: "Rob Herring (Arm)" <robh@...nel.org>
Cc: Hu Ziji <huziji@...vell.com>, Ulf Hansson <ulf.hansson@...aro.org>,
Krzysztof Kozlowski <krzk+dt@...nel.org>, Conor Dooley <conor+dt@...nel.org>, linux-mmc@...r.kernel.org,
devicetree@...r.kernel.org, linux-kernel@...r.kernel.org
Subject: Re: [PATCH 1/3] dt-bindings: mmc: marvell,xenon-sdhci: Allow
"dma-coherent" and "iommus"
On Thu, Mar 20, 2025 at 04:35:46PM -0500, Rob Herring (Arm) wrote:
> The Marvell xenon-sdhci block can be cache-coherent and needs the
> "dma-coherent" property. It can also be behind an IOMMU and needs the
> "iommus" property.
>
> Signed-off-by: Rob Herring (Arm) <robh@...nel.org>
> ---
> Documentation/devicetree/bindings/mmc/marvell,xenon-sdhci.yaml | 5 +++++
> 1 file changed, 5 insertions(+)
Reviewed-by: Krzysztof Kozlowski <krzysztof.kozlowski@...aro.org>
Best regards,
Krzysztof
Powered by blists - more mailing lists