[<prev] [next>] [thread-next>] [day] [month] [year] [list]
Message-ID: <20250401163447.846608-1-seanjc@google.com>
Date: Tue, 1 Apr 2025 09:34:39 -0700
From: Sean Christopherson <seanjc@...gle.com>
To: Thomas Gleixner <tglx@...utronix.de>, Ingo Molnar <mingo@...hat.com>, Borislav Petkov <bp@...en8.de>,
Dave Hansen <dave.hansen@...ux.intel.com>, x86@...nel.org,
Sean Christopherson <seanjc@...gle.com>, Paolo Bonzini <pbonzini@...hat.com>
Cc: linux-kernel@...r.kernel.org, kvm@...r.kernel.org,
Jim Mattson <jmattson@...gle.com>
Subject: [PATCH v2 0/8] x86/irq: KVM: Optimize KVM's PIR harvesting
Optimizing KVM's PIR harvesting using the same techniques as posted MSIs,
most notably to use 8-byte accesses on 64-bit kernels (/facepalm).
Fix a few warts along the way, and finish up by adding a helper to dedup
the PIR harvesting code between KVM and posted MSIs.
v2:
- Collect a review. [tglx]
- Use an "unsigned long" with a bitwise-OR to gather PIR. [tglx]
v1: https://lore.kernel.org/all/20250315030630.2371712-1-seanjc@google.com
Sean Christopherson (8):
x86/irq: Ensure initial PIR loads are performed exactly once
x86/irq: Track if IRQ was found in PIR during initial loop (to load
PIR vals)
KVM: VMX: Ensure vIRR isn't reloaded at odd times when sync'ing PIR
x86/irq: KVM: Track PIR bitmap as an "unsigned long" array
KVM: VMX: Process PIR using 64-bit accesses on 64-bit kernels
KVM: VMX: Isolate pure loads from atomic XCHG when processing PIR
KVM: VMX: Use arch_xchg() when processing PIR to avoid instrumentation
x86/irq: KVM: Add helper for harvesting PIR to deduplicate KVM and
posted MSIs
arch/x86/include/asm/posted_intr.h | 78 +++++++++++++++++++++++++++---
arch/x86/kernel/irq.c | 63 ++++--------------------
arch/x86/kvm/lapic.c | 20 ++++----
arch/x86/kvm/lapic.h | 4 +-
arch/x86/kvm/vmx/posted_intr.h | 2 +-
5 files changed, 95 insertions(+), 72 deletions(-)
base-commit: 782f9feaa9517caf33186dcdd6b50a8f770ed29b
--
2.49.0.472.ge94155a9ec-goog
Powered by blists - more mailing lists