linux-kernel - [PATCH 0/2] MI300A ATL and FMPM fixes

lists.openwall.net		lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC
Open Source and information security mailing list archives

Hash Suite for Android: free password hash cracker in your pocket

[<prev] [next>] [thread-next>] [day] [month] [year] [list]

Message-ID: <20250401-fix-fmpm-extra-records-v1-0-840bcf7a8ac5@amd.com>
Date: Tue, 1 Apr 2025 20:48:59 +0000
From: Yazen Ghannam <yazen.ghannam@....com>
To: Yazen Ghannam <Yazen.Ghannam@....com>, Borislav Petkov <bp@...en8.de>,
	Naveen Krishna Chatradhi <naveenkrishna.chatradhi@....com>, Muralidhara M K
	<muralidhara.mk@....com>
CC: <linux-edac@...r.kernel.org>, <linux-kernel@...r.kernel.org>, "Yazen
 Ghannam" <yazen.ghannam@....com>
Subject: [PATCH 0/2] MI300A ATL and FMPM fixes

Hi all,

This set addresses two issues in the current MI300A solution.

Patch 1:
The row retirement flow is updated to iterate over an additional bit.
Without this, only half of the affected addresses are calculated.

Patch 2:
The record keeping flow is updated to match only on unique address bits
of interest. Without this, multiple records can be created for the same
event. For example, for row retirement, there will be a record that
includes column bit 0, another record for column bit 1, etc., even
though these are part of the same row retirement event.

Thanks,
Yazen

---
Yazen Ghannam (2):
      RAS/AMD/ATL: Include row[13] bit in row retirement
      RAS/AMD/{ATL,FMPM}: Get masked address

 drivers/ras/amd/atl/umc.c | 33 ++++++++++++++++++++++++++++++++-
 drivers/ras/amd/fmpm.c    |  2 +-
 include/linux/ras.h       |  2 ++
 3 files changed, 35 insertions(+), 2 deletions(-)
---
base-commit: ff719e243db5de2ca595bf4e2ab6ad530a08f378
change-id: 20250308-fix-fmpm-extra-records-de44d3956d9d