linux-kernel - Re: [PATCH 9/9] riscv: dts: sophgo: Add initial device tree of Sophgo SRD3-10

lists.openwall.net		lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC
Open Source and information security mailing list archives

Hash Suite for Android: free password hash cracker in your pocket

[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]

Message-ID: <geunb7qwiniferytaufnekojx2eoq6g5scu6mddwf7gkspxucs@yynb6kfbspje>
Date: Mon, 7 Apr 2025 11:57:07 +0800
From: Inochi Amaoto <inochiama@...il.com>
To: Yixun Lan <dlan@...too.org>, Inochi Amaoto <inochiama@...il.com>
Cc: Jean Delvare <jdelvare@...e.com>, Guenter Roeck <linux@...ck-us.net>, 
	Rob Herring <robh@...nel.org>, Krzysztof Kozlowski <krzk+dt@...nel.org>, 
	Conor Dooley <conor+dt@...nel.org>, Chen Wang <unicorn_wang@...look.com>, 
	Andi Shyti <andi.shyti@...nel.org>, Thomas Gleixner <tglx@...utronix.de>, 
	Paul Walmsley <paul.walmsley@...ive.com>, Samuel Holland <samuel.holland@...ive.com>, 
	Ulf Hansson <ulf.hansson@...aro.org>, Philipp Zabel <p.zabel@...gutronix.de>, 
	Palmer Dabbelt <palmer@...belt.com>, Albert Ou <aou@...s.berkeley.edu>, 
	Alexandre Ghiti <alex@...ti.fr>, Daniel Lezcano <daniel.lezcano@...aro.org>, 
	Thomas Bonnefille <thomas.bonnefille@...tlin.com>, ghost <2990955050@...com>, 
	Jarkko Nikula <jarkko.nikula@...ux.intel.com>, Jisheng Zhang <jszhang@...nel.org>, 
	Chao Wei <chao.wei@...hgo.com>, linux-hwmon@...r.kernel.org, devicetree@...r.kernel.org, 
	sophgo@...ts.linux.dev, linux-kernel@...r.kernel.org, linux-i2c@...r.kernel.org, 
	linux-riscv@...ts.infradead.org, linux-mmc@...r.kernel.org, Longbin Li <looong.bin@...il.com>
Subject: Re: [PATCH 9/9] riscv: dts: sophgo: Add initial device tree of
 Sophgo SRD3-10

On Mon, Apr 07, 2025 at 02:09:45AM +0000, Yixun Lan wrote:
> 
> On 09:06 Mon 07 Apr     , Inochi Amaoto wrote:
> > Sophgo SG2044 SRD3-10 board bases on Sophgo SG2044 SoC.
> > This board includes 5 uart ports, 5 pcie x8 slots, 1 1G Ethernet port,
> > 1 microSD slot.
> > 
> > Add initial device tree of this board with uart support.
> > 
> > Signed-off-by: Inochi Amaoto <inochiama@...il.com>
> > ---
> >  arch/riscv/boot/dts/sophgo/Makefile           |    1 +
> >  arch/riscv/boot/dts/sophgo/sg2044-cpus.dtsi   | 3002 +++++++++++++++++
> >  arch/riscv/boot/dts/sophgo/sg2044-reset.h     |  128 +
> >  .../boot/dts/sophgo/sg2044-sophgo-srd3-10.dts |   32 +
> >  arch/riscv/boot/dts/sophgo/sg2044.dtsi        |   86 +
> >  5 files changed, 3249 insertions(+)
> >  create mode 100644 arch/riscv/boot/dts/sophgo/sg2044-cpus.dtsi
> >  create mode 100644 arch/riscv/boot/dts/sophgo/sg2044-reset.h
> >  create mode 100644 arch/riscv/boot/dts/sophgo/sg2044-sophgo-srd3-10.dts
> >  create mode 100644 arch/riscv/boot/dts/sophgo/sg2044.dtsi
> > 
> ..
> > diff --git a/arch/riscv/boot/dts/sophgo/sg2044-reset.h b/arch/riscv/boot/dts/sophgo/sg2044-reset.h
> > new file mode 100644
> > index 000000000000..94ed1e3777c3
> > --- /dev/null
> > +++ b/arch/riscv/boot/dts/sophgo/sg2044-reset.h
> > @@ -0,0 +1,128 @@
> > +/* SPDX-License-Identifier: GPL-2.0-only OR BSD-2-Clause */
> > +/*
> > + * Copyright (C) 2025 Inochi Amaoto <inochiama@...look.com>
> you might want to use your gmail suffix? IIRC your outlook account
> isn't preferable? besides, it's better cosistent with your signed-off
> 

Yeah, I forgot to change the copyright since this patch is wrote 
several months ago. I will update the copyright for this patch. 

Thanks for reminder.

Regards,
Inochi