[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <53p3hkwof2kyd2wujz5phvyeu7g6z6gb67hjthmdo74jn3fghi@cgbxxrisuw5y>
Date: Tue, 8 Apr 2025 13:04:32 +0800
From: Inochi Amaoto <inochiama@...il.com>
To: Thomas Gleixner <tglx@...utronix.de>, Rob Herring <robh@...nel.org>,
Krzysztof Kozlowski <krzk+dt@...nel.org>, Conor Dooley <conor+dt@...nel.org>,
Chen Wang <unicorn_wang@...look.com>, Inochi Amaoto <inochiama@...il.com>
Cc: linux-kernel@...r.kernel.org, devicetree@...r.kernel.org,
sophgo@...ts.linux.dev, Yixun Lan <dlan@...too.org>, Longbin Li <looong.bin@...il.com>
Subject: Re: [PATCH v3 0/4] irqchip/sg2042-msi: Add the Sophgo SG2044 MSI
interrupt controller
On Tue, Apr 08, 2025 at 01:01:41PM +0800, Inochi Amaoto wrote:
> Like Sophgo SG2042, SG2044 also uses an external interrupt controller
> to handle MSI/MSI-X. It supports more interrupt and has a different
> msi message address mapping.
>
> Changed from v2:
> 1. patch 1: separate from patch 2 of v2 for better reviewing
> 2. patch 2: separate from patch 2 of v2 for better reviewing
> 3. patch 3: apply Chen'tag
>
This should be patch 2,3,4. I forgot the first is the binding.
Sorry for the misleading.
Thanks,
Inochi
Powered by blists - more mailing lists