linux-kernel - Re: [PATCH 0/6] Enhancements for PCIe Cadence Controllers

lists.openwall.net		lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC
Open Source and information security mailing list archives

Hash Suite: Windows password security audit tool. GUI, reports in PDF.

[<prev] [next>] [<thread-prev] [day] [month] [year] [list]

Message-ID: <kx3cive5lamnvs4lnngs2d53fadpnhasagutsgdumb366btcw7@2oodfpe55bo5>
Date: Wed, 9 Apr 2025 12:51:17 +0530
From: 
	"manivannan.sadhasivam@...aro.org" <manivannan.sadhasivam@...aro.org>
To: Manikandan Karunakaran Pillai <mpillai@...ence.com>
Cc: "lpieralisi@...nel.org" <lpieralisi@...nel.org>, 
	"bhelgaas@...gle.com" <bhelgaas@...gle.com>, "kw@...ux.com" <kw@...ux.com>, 
	"robh@...nel.org" <robh@...nel.org>, "devicetree@...r.kernel.org" <devicetree@...r.kernel.org>, 
	"linux-kernel@...r.kernel.org" <linux-kernel@...r.kernel.org>, "linux-pci@...r.kernel.org" <linux-pci@...r.kernel.org>
Subject: Re: [PATCH 0/6] Enhancements for PCIe Cadence Controllers

On Mon, Mar 24, 2025 at 09:08:09AM +0000, Manikandan Karunakaran Pillai wrote:
> Enhances the exiting Cadence PCIe controller drivers to support second
> generation PCIe controller also referred as HPA(High Performance
> Architecture) controllers.
> 
> Comments from the earlier patch submission on the same enhancements are
> taken into consideration. The previous submitted patch links is
> https://patchwork.kernel.org/project/linux-pci/patch/
> CH2PPF4D26F8E1CB68755477DCA7AA9C6EBA2EE2@...PPF4D26F8E1C.namprd07.prod.outlook.com/
> 
> The changes are tested on 2 platforms. The legacy controller changes are
> tested on an TI J7200 EVM and HPA changes are tested on an FPGA platform
> available within Cadence.
> 
> Manikandan K Pillai (6):
>   dt-bindings: pci: cadence: Add property "hpa" for PCIe controllers
>   PCI: cadence: Add header support for PCIe next generation controllers
>   PCI: cadence: Add architecture information for PCIe controller
>   PCI: cadence: Add support for PCIe Endpoint HPA controller
>   PCI: cadence: Add callback functions for Root Port and EP controllers
>   PCI: cadence:  Update support for TI J721e boards
> 

Your series is broken in some form that neither lore nor my email client could
find all patches linked to the cover letter. Please use a better tooling like b4
and resubmit.

- Mani

>  .../bindings/pci/cdns,cdns-pcie-ep.yaml       |   4 +
>  .../bindings/pci/cdns,cdns-pcie-host.yaml     |   7 +
>  drivers/pci/controller/cadence/pci-j721e.c    |   8 +
>  .../pci/controller/cadence/pcie-cadence-ep.c  | 179 +++++++++--
>  .../controller/cadence/pcie-cadence-host.c    | 257 ++++++++++++++--
>  .../controller/cadence/pcie-cadence-plat.c    |  30 ++
>  drivers/pci/controller/cadence/pcie-cadence.c | 195 +++++++++++-
>  drivers/pci/controller/cadence/pcie-cadence.h | 290 +++++++++++++++++-
>  8 files changed, 922 insertions(+), 48 deletions(-)
> 
> -- 
> 2.27.0
> 

-- 
மணிவண்ணன் சதாசிவம்